REVISIONS																				
LTR		DESCRIPTION										_	D	ATE	(YR-MO	-DA)		APPR	OVED	
ļ																				
REV																				
SHEET																				
REV						<u> </u>						,								
SHEET	15	16	17	18	19	20	21	22	23	24										
REV STATI				RE	V								,							
OF SHEETS	S			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREP	ARED B											2211	^			
PMIC N/A				CHR	ISTOPH	IER A.	RAUCH			וט	:FENS				S SU HIO			LK		
STAND.					KED BY												· · · · · · · · · · · · · · · · · · ·			
	ITAF WTN			111	M H. N	ЮН														
DRAWING APPROVED BY MICROCIRCUIT, INTERFA MONICA L. POELKING ASYNCHRONOUS RECEIVER										ENT.										
THIS DRAWIN FOR USE BY A	ALL DEF	PARTME		FIU	MICA L	. PUEL	.KING				rico		700	NDC	D	,	10110			
AND AGEN DEPARTMEN				DRAW		PROVAL	DATE								,					
					93-	02-23				SIZ		CAG	E CO	DE		59	62-9	2 052	28	
AMSC N/A				REVI	SION L	.EVEL				A		6	726	8						
										SHE	ET		1		0F	:	24			
DESC FORM 193				<u> </u>		··				<u> </u>										


JUL 91

<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E046-93

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes B, Q, and M) and space application (device classes S and V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 RHA designator. Device classes M, B, and S RHA marked devices shall meet the MIL-M-38510 specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type Generic number Circuit function

01 7969-125V 1/ Transparent asynchronous receiver interface

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

M
Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

B or S
Certification and qualification to MIL-M-38510

Q or V
Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	GDIP1-T28 or CDIP2-T28	28	Dual-in-line
3	CQCC2-N28	28	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-M-38510 for classes M, B, and S or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1/ The cascade mode of this device does not work.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90528
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 2/ Supply voltage range (V_{CC}) to ground potential continuous. -0.5 V to +7.0 V -0.5 V to V_{CC} maximum DC voltage range applied to outputs DC input voltage range. -0.5 V to +5.5 V ±100 mA -30 to +5.0 mA -65°C to +150°C 2.6 W +300°C Lead temperature (soldering, 10 seconds). . Thermal resistance junction-to-case (θ_{XC}) See MIL-STD-1835 Junction temperature (T_J) 155°C/W 1.4 Recommended operating conditions. Supply voltage range (V_{CC}) ... +4.75 V dc to +5.5 V dc Minimum high-level input voltage (V_{IH})... 2.0 V Maximum low-level input voltage (VIL) . . . 0.8 V Case operating temperature range (T_C) . . . -55°C to +125°C 1.5 Digital logic testing for device classes Q and V. Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) XX percent 4/ 2. APPLICABLE DOCUMENTS 2.1 Government specifications, standards, bulletin, and handbook. Unless otherwise specified, the following specifications, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein. **SPECIFICATIONS** MILITARY MIL-M-38510 - Microcircuits, General Specification for. MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for. **STANDARDS** MILITARY ${\bf Configuration} \ \ {\bf Control-Engineering} \ \ {\bf Changes}, \ \ {\bf Deviations} \ \ {\bf and} \ \ {\bf Waivers}.$ MIL-STD-480 MIL-STD-883 Test Methods and Procedures for Microelectronics. MIL-STD-1835 - Microcircuit Case Outlines. Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. Must withstand the added PD due to short circuit test; e.g., Isc. Values will be added when they become available.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90528
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. For device classes B and S, a full electrical characterization table for each device type shall be included in this SMD. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 <u>Iruth table(s)</u>. The truth table(s) shall be as specified on figure 2.
 - 3.2.4 Functional block diagram(s). The functional block diagram(s) shall be as specified on figure 3.
 - 3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes B and S shall be in accordance with MIL-M-38510. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes B and S shall be a "J" or "JAN" as required in MIL-M-38510. The certification mark for device classes Q and V shall be a "QML" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.3 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON OHIO 45444	SIZE A		5962-90528
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or device classes B and S in MIL-M-38510 or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see $6.\overline{2}$ herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-480.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device classes M, B, and S</u>. Device classes M, B, and S devices covered by this drawing shall be in microcircuit group number 104 (see MIL-M-38510, appendix E).
- 3.11 <u>Serialization for device class S</u>. All device class S devices shall be serialized in accordance with MIL-M-38510.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein). For device classes B and S, sampling and inspection procedures shall be in accordance with MIL-M-38510 and method 5005 of MIL-STD-883, except as modified herein. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes B and S, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90528
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

DAYTON, OF				REVISION	LEVEL	SHEE	T 6
STANDA MILITARY DEFENSE ELECTRONI	DRAWIN	G PLY CENTER	SIZE A			596	2-90528
See footnotes at end of table							
Differential input voltage SERIN+	V _{DIF}			1, 2, 3	0.3	1.1	
Test mode threshold SERIN-	V _{THT}	V _{CC} = 5.5 V				0.25	
Input low voltage SERIN+	VILS	2/ 4/			V _{CC} -1.81	V _{CC} -1.475	<u>.</u>
Input high voltage SERIN+	V _{IHS}	2/ 4/		7, 8	V _{CC} -1.165	V _{CC} -0.88	V
	Se	erial interface sign	nals: SERIN+, SE	RIN-	- 		
Output short circuit current	I _{SC}	<u>3</u> /			-15	-85	mA
Input leakage current	II	V _{CC} = 5.5 V, V _{IN} =	5.5 V			50	<u>.</u>
Input high current	IIH	V _{CC} = 5.5 V, V _{IN} =	†		50	-	
Input low current	IIL	Vcc = 5.5 V, VIN =			-400	μΑ	
Input clamp voltage	VI	V _{CC} = 4.75 V, I _{IN} =	-18 mA	<u> </u>	 	-1.5	
Input low voltage	VIL	V _{CC} = 5.5 V <u>2</u> /		†		0.8	-
Input high voltage	VIH	V _{CC} = 5.5 V <u>2</u> /		†	2.0		_
Output low voltage	V _{OL}	V _{CC} = 4.75 V, I _{OL} = V _{IN} = 0.0 V or 3.0				0.45	
Output high voltage	V _{ОН}	V _{CC} = 4.75 V, I _{OH} = V _{IN} = 0.0 V or 3.0		1, 2, 3	2.4		٧
Bus interface sign	nals: DO _O	-DO ₇ , DO ₈ /CO ₃ , DO ₉ /CO	2, CO ₀ -CO ₁ , DSTRB,	CSTRB, IGM, (CLK, CNB,	VLTN	
		-55°C ≤ T _C ≤ 4.75 V ≤ V _{CC} unless otherwise	; ≤ 5.5 V	subgroups	Min	Max	
Test	Symbo1	Condit		Group A	Li	mits	Unit

Test	Symbo1	Condit -55°C ≤ T _C	≤ +125°C	Group A	L	imits	Unit
		4.75 V ≤ V _C unless otherwis	c ≤ 5.5 V	3	Min	Max	
	Serial	interface signals:	SERIN+, SERIN -	- Continued			
Input common mode voltage	V _{ICM}	<u>5</u> /		1, 2, 3	3.05	V _{CC} -0.55	٧
Input low current	IIL	V _{CC} = 5.5 V, V _{IN} = V	V _{CC} -1.81 V		0.5		μА
Input high current	I _{IH}	Vcc = 5.5 V, VIN = 1	V _{CC} -0.88 V			220	
	М	iscellaneous signal	s: X ₁ , V _{CC1} , V _{CC2}				
Input high threshold X ₁	VIHX			1, 2, 3	2.0		V
Input low voltage X ₁	VILX			Ī		0.8	
Input low current X ₁	IILX	V _{IN} = 0.45 V		Ţ		-900	μА
Input high current X ₁	IIHX	V _{IN} = 2.4 V				+600	-
Supply current	Icc	DMS = 0 pin V _{CC1} (TTL) V _{CC1} = V _{CC2} = 5.5 V				55	mA
		5.5 V	pin V _{CC2} (CML)	1		335	
Bus interface signals: DO	-DO ₇ , DO ₈ /	CO ₃ , DO ₉ /CO ₂ , CO ₀ -CO ₁	1, DSTRB, CSTRB, 1	GM, CLK, CNB,	VLTN <u>6</u>	/	
CLK period 7/	t ₃₅	See figure 4 <u>8</u> /		9, 10, 11	8n	25n	ns
Data valid to STRB # delay	t ₃₆	See figure 4, TTL <u>8</u> /	output load		2t ₃₅		7
CLK to STRB	t ₃₇					(2t ₃₅ /n) + 15	
CLK t to STRB	t ₃₈				<u>t</u> 35 -7		
See footnotes at end of table	······································	•		·4··		•	-
STANDA MILITARY	RDIZED DRAWIN	G.	SIZE			596	2-90528
DEFENSE ELECTRON			, ^	1		4	

	TABLE I.	Electrical performa	nce characte	ristics -	- Conti	nued.			
Test	Symbo 1	-55°C ≤ T _C ≤ +	+125°C	Group A subgroup	•	Limit	ts		Unit
		4.75 V < V _{CC} < strength of the value of th	5.5 V specified			Min	Max		
STRB # to CLK # 9/	t38a	See figure 4, 8/ TTL output load	/	9, 10,	11	3t ₃₅ -14 n			ns
CLK to data valid delay	t ₃₉						-(t ₃₅ /	n) + 23	
STRB pulse width high	t40					<u>5t</u> 35 2n	5t35 n		
CLK pulse width high	t41					<u>5t</u> 35 -15 n			
CLK pulse width low	t42					5t ₃₅ -15 2n			
SERIN to CLK delay	t43				1	t35 +17 Zn	2t35 +	-26	
	Seria	il interface signals:	: SERIN+, S	ERIN-			<u></u>		
SERIN± peak to peak input jitter tolerance	t ₅₇	10/ 11/ See figure 4		9, 10, 1	11		5		ns
		Miscellane	eous: X ₁ <u>12</u>	 <u>?</u> /			<u></u>	<u>l</u>	
X ₁ pulse width high	t ₆₀	1/4/ See figure 4		9, 10, 1	11	35			ns
X ₁ pulse width low	t ₆₁					35			
Unless otherwise specifie and V _{IL} = 0.8 V. For ac t	d, for dc test param	test parameters, al meters, all tests are	ll test cond e performed	itions sha using the	all be input	worst cas	e condi	tions; in figu	V _{IH} = 2.0 V ire 4.
The following conditions			•	-	•				
All timing references a point between V_{OH} and V_{O} between 20 percent and 1 V and 2 V.	n for ECL :	signals. ECL input	rise and fa	ll times r	must he	a 2 ne +∩	2 ne		
2/ Measured with device in t	est mode v	while monitoring out	put logic si	tates.					
3/ Not more than one output should not exceed one sec	should be ond.	shorted at a time.	Duration of	f the shor	rt circ	uit test			
STANDAE MILITARY DEFENSE ELECTRONI	DRAWING	G OIV CENTER	SIZE					5962	2-90528
DAYTON, OH				RE	VISIC	ON LEVE	L	SHEET	R

 $\underline{4}$ / Device thresholds on the SERIN (+/-) pin(s) are verified during production test by ensuring that the input threshold is less than V_{IHS} (min) and greater than V_{ILS} (max). The figure below shows the acceptable range (shaded area) for the transition voltage.

	VCC
(max)	V _{CC} - 0.88 V
V _{IHS} (min)	V _{CC} - 1.165 V
	///////////////////////////////////////
	///////////////////// Input threshold
	//////////////////////////////////////
(max)	V _{CC} - 1.475 V
Vris (min)	Vcc - 1.81 V

- 5/ Voltage applied to either SERIN± pins must not be above V_{CC} nor below +2.5 V to assure proper operation.
- $\underline{6}$ / "STRB" is either CSTRB or DSTRB and "Data" is either DO₀-D₀₇, DO₈/CO₃, DO₉/CO₂, CO₀-CO₁.
- This parameter does not apply during reacquisition when CLK stretch can occur.
- $\underline{8}/$ Switching characteristics are tested during 8-bit local mode operation. "n" is determined by the following table:

DMS	SERIN-	"n"
GND	< V _{ТНТМАХ} ог open	n = 1; test mode
	> 2.5 V	n = 10; local mode
vcc	< V _{ТНТМАХ} ог open	n = 1; test mode
	> 2.5 V	n = 11; local mode
Open or	< V _{ТНТМАХ} ог open	n - 1; test mode
1/2 V _{CC}	> 2.5 V	n = 12; local mode

- 9/ The limit for this parameter cannot be derived from t_{37} and t_{42} .
- $\underline{10}/$ This parameter is the sum of the data dependent jitter, duty cycle distortion, and random jitter.
- $\underline{11}/$ Parameter guaranteed. Not included in production and group A testing. Supporting data on file to validate limit.
- $\underline{12}$ / Jitter on X $_1$ input must be less than ± 0.2 ns to ensure that automatic test equipment is able to properly measure device switching characteristics. The X1 input frequency will determine the byte rate reference for the receiver byte clock.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90528
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

Cases X and 3

Pin or terminal number	Symbol Symbol	Pin or terminal number	Symbol
1	DO3	15	CO _O
2	DO ₂	16	CO ₁
3	DO ₁	17	DO ₉ /CO ₂
4	DO ₀	18	DO ₈ /CO ₃
5	IGM	19	CLK
6	RESET	20	GND ₁ (TTL)
7	VCC1 (TTL)	21	GND ₂ (CML)
8	V _{CC2} (CML)	22	X ₁
9	SERIN+	23	X ₂
10	SERIN-	24	CNB
11	DMS	25	DO ₇
12	DSTRB	26	DO ₆
13	CSTRB	27	DO ₅
14	VLTN	28	DO ₄

FIGURE 1. <u>Terminal connections</u>.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90528
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10

Encoder patterns					
****	4B/5B encoder scheme		5B/6B encoder scheme		
Hex data	4-bit binary data	5-bit encoded symbol	Hex data	5-bit binary data	6-bit encoded symbol
0 1 2 3 4 5 6 7 8 9 A B C D E F	0000 0001 0010 0011 0100 0101 0111 1000 1001 1010 1011 1100 1101 1110 1111	11110 01001 10100 10101 01010 01011 01110 01111 10010 10011 10110 11011 11010 11011 11100 11101	00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A 1B	00000 00001 00001 00010 00011 00100 00101 00111 01000 01011 01101 01101 01111 10000 11011 10010 10011 10010 10011 10110 11010 111100 111100 111100	110110 010001 100100 100101 010010 010011 010110 010111 100010 110011 110010 110101 110101 11110 011011

Note: Hex data is parallel input data which is represented by the 4-bit or 5-bit binary data listed in the column to the immediate right of Hex data. Binary bits are listed from left to right in the following order:

8-bit mode = D_7 , D_6 , D_5 , D_4 , (4-bit binary), and D_3 , D_2 , D_1 , D_0 , (4-bit binary) 9-bit mode = D_8 , D_7 , D_6 , D_5 , D_4 , (5-bit binary), and D_3 , D_2 , D_1 , D_0 , (4-bit binary) 10-bit mode = D_8 , D_7 , D_6 , D_5 , D_4 , (5-bit binary), and D_9 , D_3 , D_2 , D_1 , D_0 , (5-bit binary)

Serial bits are shifted out with the most significant bit of the most significant nibble coming out first.

FIGURE 2. Truth table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90528
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11

		Command	symbols			
	Transparent asynch (5962-	nronous transmitter -90527)		Transparent a		
Command	input			Command	d output	
Нех	Binary	Encoded symbol	Mnemonic	Hex	Binary	
	Symbol 8-b	it transparent asyn	chronous transmitter i	interface		
0	0000	XXXXX XXXXX	Data	No change (note 2)	No change (note 2)	
No STRB (note 1)	No STRB (note 1)	11000 10001	JK (8-bit sync)	0	0000	
1 2	0001 0010	11111 11111 01101 01101	II TT	1 2	0001 0010	
3 4	0011 0100	01101 11001 11111 00100	TS IH	3 4	0011 0100	
5 6	0101 0110	01101 00111 11001 00111	TR SR	5	0101 0101 0110	
7 8 (note 3)	0111 1000	11001 11001 00100 00100	SS HH	7 8	0111 1000	
9 A (note 3)	1001 1010	00100 11111 00100 00000	HI HQ	9 A	1001 1010	
B C	1011 1100	00111 00111 00111 11001	RR RS	B C	1011 1100	
D (note 3) E (note 3)	1101 1110	00000 00100 00000 11111	HQ IQ	D E	1101 1110	
F (note 3)	1111	00000 00000) qq	F	1111	
		ransparent asynchro	onous transmitter inter	rface		
0	000	XXXXXX XXXXX	Data	No change (note 2)	No change (note 2)	
No STRB (note 1)	No STRB (note 1)	011000 100011	LK (9-bit sync)	0	000	
1 2	001 010	111111 11111 011101 01101	I'I T'T	1 2	001 010	
3	011 100	011101 11001 111111 00100	T'S I'H	3	011 100	
5	101 110	011101 00111	T'R	5	101	
7	110	111001 00111 111001 11001	S'R S'S	6 7	110 111	
	10-bit	transparent asynchro	onous transmitter inte	erface		
0	00	XXXXXX XXXXXX	Data	No change (note 2)	No change (note 2)	
No STRB (note 1)	No STRB (note 1)	011000 100011	LM(10-bit sync)	0	00	
1 2	01 10	111111 111111 011101 011101	I'I' T'T'	1 2	01 10	
3	11	011101 011101	T'S'	3	10	

Notes:

Command pattern sync cannot be explicitly sent by the transmitter with any combination of inputs and STRB, but
is used to pad between user data.

2. A strobe with all 0's on the command input lines will cause data to be sent.


See figure 2(encoder patterns).

3. While these commands are legal data and will not disrupt normal operation if used occasionally, they may cause data errors if grouped into recurrent fields. Normal PLL operation cannot be guaranteed if one or more of these commands is continuously repeated.

FIGURE 2. <u>Truth table</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90528
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12

Functional block diagram



NOTE: N can be 8. 9. or 10 bits total of N + H = 12




FIGURE 3. Functional block/logic diagram.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90528
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

Key to switching waveforms

WAVEFORM SYMBOL	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	HILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	HILL BE CHANGING FROM L TO H
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
>>	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE





FIGURE 4. Switching waveforms and test circuit.


STANDARDIZED MILITARY DRAWING	SIZE A		5962-90528
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 14

INTERNAL CLOCK⊁				
SERIN SERIAL DATA	1100010001 TITTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	LTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	
NRZ DATA⊁	L100010001 TTTTTTTTTTTTTTTTTTTTTTTTTTTTT	TTTTTTTTTTTTTT CM LLLLLLLLLLLLLLLL		
CLK OUT = CNB	1 2	3	5	6
DECODER LATCH*	DATA N-1 DATA N	SYNC 0	DATA 1 CMD-L	DATA 3
DATA QUT	DATA N-2 DATA N-1	DATA N NO	D CHANGE DATA-1	NO CHANGE
DSTRB OUT				
COMMAND OUT	NO CHANGE NO CHANGE	NO CHANGE	CMD-Q NO CHANGE	CHD-1
CSTRB QUT				
	FIGURE 4. <u>Switching waveform</u>	ns and test circu	<u>it</u> – Continued.	
MILITA	NDARDIZED ARY DRAWING ONICS SUPPLY CENTER	SIZE A		5962-90528
DAYTON,	OHIO 45444		REVISION LEVEL	SHEET 15

INTERNAL CLOCK≃	0123456789 013	23 4501 23 45678901	23456789012345678901	23.456789
SERIN SERIAL DATA	110001001	OFES 1 AMD 2)	TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	
NRZ DATA+	DATA WWW SYNC SYNC STREET			
CLK OUT = CNB	(SEE NOTE (
IGM .				
DECODER LATCH*	DATA N XXXXXX :	SYNC DATA	i DATA 2	DATA 3
COMMAND QUT	NO CHANGE NO CHANGE	SYNC	NO CHANGE	NO CHANGE
CSTRB OUT				<u>-</u> -
CSTRB OUT Data out	DATA N-1 DATA N	NO CH	ANGE DATA 1	DATA 2
		NO CH	ANGE DATA 1	DATA 2
DATA OUT DSTRB OUT	(SEE NO	EE TE 61	ANGE DATA 1	DATA 2
DATA OUT DSTRB OUT Receiver timing (8-bit * Internal signals NOTES: 1. Sync detected in 2. State machine re- 3. Clock output dela 4. The low time or h 5. IGM rises at the 6. Strobe falls at h	mode/local) showing external effect shifter, but not synchronized with synched to new sync position.	of sync error.	chine. he internal machine is r	
DATA OUT DSTRB OUT Receiver timing (8-bit * Internal signals NOTES: 1. Sync detected in 2. State machine re- 3. Clock output dela 4. The low time or h 5. IGM rises at the 6. Strobe falls at h	mode/local) showing external effect shifter, but not synchronized with -synched to new sync position. ayed to new position. high time gets stretched depending of 6.5th state of the state machine. the rising edge of the clock out.	of sync error. internal state ma	chine. he internal machine is r	
DATA OUT DSTRB OUT Receiver timing (8-bit * Internal signals NOTES: 1. Sync detected in 2. State machine re- 3. Clock output dela 4. The low time or h 5. IGM rises at the 6. Strobe falls at 17. Strobe may be shifted.	mode/local) showing external effect shifter, but not synchronized with synched to new sync position. ayed to new position. high time gets stretched depending of 6.5th state of the state machine. the rising edge of the clock out. ifted one bit time if the state mach	of sync error. internal state ma	chine. he internal machine is r	



TTL INPUT WAVEFORM (USED FOR TABLE I AC ELECTRICAL PERFORMANCE TESTING)




TTL OUTPUT LOAD

NOTES:


- 1. R1 = 500Ω for the IOL = 8 mA.
- All diodes IN916 or IN3064, or equivalent.
 C_L= 30 pF includes scope probe, wiring and stray capacitances without device in test fixture. Automatic test equipment load configurations and forcing functions are used, therefore this load figure is for reference only.

FIGURE 4. <u>Switching waveforms and test circuit</u> - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90528
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET



ECL INPUT WAVEFORM (USED FOR TABLE I AC ELECTRICAL PERFORMANCE TESTING)



ECL OUTPUT LOAD

NOTES:

C_L ≤ 3 pF includes scope probe, wiring and stray capacitances without device in test fixture.
 Automatic test equipment load configurations and forcing functions are used, therefore this load figure is for reference only.

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARDIZED MILITARY DRAWING DEFENCE ELECTRONICS CURRENT	SIZE A		5962-90528
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

4.2.1 Additional criteria for device classes M, B, and S.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes B and S, the test circuit shall be submitted to the qualifying activity. For device classes M, B, and S, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.

4.2.2 Additional criteria for device classes Q and Ve

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 Qualification inspection.
- 4.3.1 Qualification inspection for device classes B and S. Qualification inspection for device classes B and S shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.3.2 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-SID-883 (see 3.1 herein) and as specified herein. Quality conformance inspection for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed for device classes M, B, and S shall be those specified in method 5005 of MIL-SID-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes B and S, subgroups 7 and 8 tests shall be sufficient to verify the truth table as approved by the qualifying activity. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90528
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19

TABLE II. Electrical test requirements.

Test requirements		Subgroups (in accordance with MIL-STD-883, method 5005, table I)			Subgroups (in accordance with MIL-I-38535, table III)	
	Device class M	Device class B	Device class S	Device class Q	Device class V	
Interim electrical parameters (see 4.2)		•	1,7		1,7	
Final electrical parameters (see 4.2)	1/ 1,2,3 7,8,9 10,11	1/ 1.2.3 7.8.9 10.11	2/ 1,2,3 7,8,9 10,11	1/ 1,2,3 7,8,9 10,11	2/ 1,2,3 7,8,9 10,11	
Group A test requirements (see 4.4)	1,2,3,4 7,8,9, 10,11	1,2,3,4 7,8,9, 10,11	1,2,3,4 7,8,9, 10,11	1,2,3,4 7,8,9, 10,11	1,2,3,4 7,8,9, 10,11	
Group B end-point electrical parameters (see 4.4)			2,8A,10			
Group C end-point electrical parameters (see 4.4)	1,2,3	1,2,3		1,2,3	1,2,3	
Group D end-point electrical parameters (see 4.4)	1,2,3	1,2,3	1,2,3	1,2,3	1,2,3	
Group E end-point electrical parameters (see 4.4)	1,2,3	1,2,3	1,2,3	1,2,3	1,2,3	

^{1/} PDA applies to subgroup 1.

- 4.4.2 Group B inspection. The group B inspection end-point electrical parameters shall be as specified in table II herein. For device class S steady-state life tests, the test circuit shall be submitted to the qualifying activity.
- 4.4.3 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.3.1 Additional criteria for device classes M and B. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition C. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class B, the test circuit shall be submitted to the qualifying activity. For device classes M and B, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90528
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 20

 $[\]overline{2}$ / PDA applies to subgroups 1 and 7.

- 4.4.3.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.4 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes B, S, Q, and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes M, B, and S, the devices shall be subjected to radiation hardness assured tests as specified in MIL-M-38510 for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}\text{C}$. after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device classes B and Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90528
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 21

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510, MIL-STD-1331 and as follows:

Symbo1	Name and function
DO ₀ - DO ₇	Parallel data out (TTL inputs).
	These eight (8) outputs reflect the most recent data received by the 7969 receiver.
DO ₈ /CO ₃	Parallel data (8) out or command (3) out (TTL input).
	$D0_8/C0_3$ output is either data or command, depending upon the state of DMS.
DO ₉ /CO ₂	Parallel data (9) out or command (2) out (TTL input).
	${\rm DO_9/CO_2}$ output will be either a data or command bit, depending upon the state of DMS.
CO ₀ - CO ₁	Parallel command in (TTL outputs).
	These two (2) outputs reflect the most recent command data received by the 7969 receiver.
DSTRB	output data strobe (TTL output)
	The rising edge of this output signals the presence of new data on the DO_0 - DO_9 lines. Data is valid just before the rising edge of DSTRB.
CSTRB	Command data strobe (TTL output)
	The rising edge of this output signals the presence of new data on the DO $_0$ -DO $_9$ on the CO $_0$ -CO $_3$ lines. Command bits are valid just before the rising edge of CSTRB.
VLTN	Violation (TTL output)
	The rising edge of this output indicates that a transmission error has been detected. It changes state at the same time DOi or COi change and will be followed by either DSTRB or CSTRB. This pin goes LOW when the next valid byte is decoded.
IGM	I-qot-mine (TTL output)
	This pin is not used for Military Applications, it's operation is not guaranteed.
CLK	Clock (TTL I/O).
	This is a free-running clock output which runs at the byte rate, and is synchronous with the serial transfer rate. It falls at the time that the decoder latch is loaded from the Shifter, and rises at mid-byte. The CLK output of the receiver is not suitable as a frequency source for another TAXI transmitter or receiver. It is intended to be used by the host system as a clock synchronous with the received data.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90528
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 22

	6.5 Abbreviations, symbols, and definitions - continued.
СИВ	Catch next byte input (TTL input)
	In local mode, CNB must be connected to the receiver CLK output. Each received byte will be captured, decoded and latched to the outputs.
	If the CNB input is high, it allows the 7969 receiver to capture the first byte after a sync. The 7969 receiver will wait for another sync before latching the data out, and capturing another. If CNB is toggled low, it will react as if it had decoded a sync byte.
SERIN+, SERIN-	Differential serial data in (ECL inputs).
SLKIN-	Data is shifted serially into the shifter. The SERIN+ and SERIN- differential ECL inputs accept ECL voltage swings, which are referenced to +5.0 V. When SERIN- is grounded, the 7969 is put into test mode; SERIN+ becomes a single-ended ECL Input, the PLL clock generator is bypassed, and X ₁ determines the bit rate (rather than the byte rate). Both pins have internal pull down resistors which cause unterminated inputs to stay low.
X ₁ , X ₂	Crystal 1 (input), crystal 2 (output).
	These two crystal pins connect to an internal parallel mode oscillator which operates at the fundamental frequency of the crystal. During normal operation, the byte rate matches the crystal frequency.
	Alternatively, X_1 can be driven by an external frequency source. In multiple TAXI systems, this external source could be another 7968's CLK output. In In this case, X_2 should be grounded.
DMS	Data mode select (input).
	Data mode select input determines the data pattern width. When it is wired to GND, the 7969 receiver will assume data to be eight bits wide, with four bits command. When it is wired to V_{CC} , the 7969 receiver will assume data to be nine bits wide, with three bits of command. If DMS is left floating (or terminated to 1/2 V_{CC}), the 7969 receiver will assume data to be ten bits wide, with two bits of command.
Reset	PLL Reset (input).
	This pin is normally left open, but can be momentarily (1 ms minimum) grounded to force the internal PLL to reactivate lock. This allows for correction in the unlikely occurrence of PLL lockup on application of power.
	Reset has an internal pull-up resistor (50 K nominal) which causes it to float high when left unconnected.
V _{CC1} , V _{CC2} ,	Power supply.
	V_{CC1} and V_{CC2} are +5.0 volt nominal power supply pins. V_{CC1} powers TTL and V_{CC2} powers internal logic and analog circuitry.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90528
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 23

6.5 Abbreviations, symbols, and definitions - Continued.

GND ₁ , GND ₂	Ground pins.	
	GND_1 is a TTL I/O ground and GND_2 is logic and analog ground.	

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-M-38510, MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document listing
New MIL-M-38510 Military Detail Specifications (in the SMD format)	5962-XXXXXZZ(B or S)YY	QPL-38510 (Part 1 or 2)	MIL-BUL-103
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

- 6.7.1 Sources of supply for device classes B and S. Sources of supply for device classes B and S are listed in QPL-38510.
- 6.7.2 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.3 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90528
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 24

DESC FORM 193A JUL 91

037525 _ _ _