29-Din CO I



SRAM

1 MEG x 1 SRAM

LOW VOLTAGE

20-Din DID

FEATURES

OPTIONS

- All I/O pins are 5V tolerant
- High speed: 15, 17, 20 and 25ns
- High-performance, low-power, CMOS double-metal process
- Single +3.3V ±0.3 power supply
- Easy memory expansion with CE option
- All inputs and outputs are TTL-compatible
- Complies to JEDEC low-voltage TTL standards

 Timing 	
15ns access	-15
17ns access	-17
20ns access	-20
25ns access	-25
Packages	
Plastic DIP (400 mil)	None
Plastic SOJ (400 mil)	DJ
- 277 1 4 4 4 4 4 4 1 1	•

• 2V data retention (optional)

LP

MARKING

 Temperature Commercial (0°C to +70°C)

None

• Part Number Example: MT5LC1001DJ-20 L

2V data retention, low power (optional)

NOTE Not all combinations of speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations

GENERAL DESCRIPTION

The MT5LC1001 is organized as a 1,048,576 x 1 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH while \overline{CE} goes LOW. The device offers a reduced power standby mode when dis-

` '	PIN ASSIGNMENT (TOP VIEW
-----	--------------------------

(SA-5)		D-3)
A10 [1	A10	28 D Vcc 27 D A9 26 D A8 25 D A7 24 D A6 23 D A5 22 D A4 21 D NC 20 D A3 19 D A2 18 D A1 17 D A0 16 D D 15 D CE


abled. This allows system designers to meet low standby power requirements.

The "LP" version provides a reduction in both CMOS standby current (ISB2) and TTL standby current (ISB1) over the standard part. This is achieved through the use of gated inputs on the WE and address lines, which also facilitates the design of battery-backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible. These 3.3V devices are ideal for 3.3V-only and mixed 3.3V and 5V systems. All input pins and bidirectional pins are 5V-tolerant, meaning that 5V devices can directly drive these devices without increased current or any damaging effects. Refer to Technical Note TN-05-16 for further information.



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	CE	WE	INPUT	OUTPUT	POWER
STANDBY	Н	Х	DON'T CARE	HIGH-Z	STANDBY
READ	L	Н	DON'T CARE	Q	ACTIVE
WRITE	L	L	DATA-IN	HIGH-Z	ACTIVE



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vs	s0.5V to +4.6V
V _{IN}	0.5V to +6.0V
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.0	5.5	٧	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	٧	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-1	1	μА	
Output Leakage Current	Output(s) disabled 0V ≤ Vouт ≤ Vcc	ILo	-1	1	μА	
Output High Voltage	loн = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	3.0	3.6	٧	1

						M	AX			
DESCRIPTION	CONDITIONS	SYM	VER	TYP	-15	-17	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE ≤ ViL; Vcc = MAX outputs open f = MAX = 1/¹RC	lcc	ALL	70	155	145	135	125	mA	3, 13
Power Supply Current: Standby	CE ≥ Viн; Vcc = MAX outputs open	ISB1	STD, L	20	45	40	35	30	mA	13
Ourrent. Standby	f = MAX = 1/tRC	1561	LP	1.5	3	3	3	3	mA	
	CE ≥ Vcc - 0.2V; Vcc = MAX	ISB2	STD, L	1.0	3	3	3	3	mA	13
	$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le V_{SS} + 0.2V$		LP	0.7	1.5	1.5	1.5	1.5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^{\circ}C$; $f = 1 \text{ MHz}$	Cı	6	pF	4
Output Capacitance	Vcc = 3.3V	Co	6	pF	4

2-11

MT5LC1001 Rev 11/94 Micron Semiconductor Inc. reserves the right to change products or specifications without notice @1994, Micron Semiconductor, Inc.

3.3V ASYNCHRONOUS SRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Note 5, 13, 15) (0°C \leq T_A \leq 70°C)

		-	15	-1	17	-2	20	-2	25		
DESCRIPTION	SYM	MIN	MAX	Min	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
READ cycle time	†RC	15		17		20		25		ns	
Address access time	t _{AA}		15		17		20		25	ns	
Chip Enable access time	†ACE		15		17		20		25	ns	
Output hold from address change	tOH	3		3		3		5		ns	
Chip Enable to output in Low-Z	^t LZCE	5		5		5		5		ns	7
Chip disable to output in High-Z	THZCE		6		7		8		10	ns	6, 7
Chip Enable to power-up time	^t PU	0		0		0		0		ns	
Chip disable to power-down time	^t PD		15		17		20		25	ns	
WRITE Cycle											
WRITE cycle time	tWC	15		17		20		25		ns	
Chip Enable to end of write	tCW	10		12		12		15		ns	
Address valid to end of write	^t AW	10		12		12		15		ns	}
Address setup time	tAS	0		0		0		0		ns	
Address hold from end of write	^t AH	0		0		0		0		ns	
WRITE pulse width	tWP	9		12		12		15		ns	
Data setup time	†DS	7		8		8		10	L	ns	
Data hold time	tDH	0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	3		3		3		5		ns	7
Write Enable to output in High-Z	^t HZWE		6		7		8		10	ns	6, 7

MT5LC1001 Rev 11/94



AC TEST CONDITIONS

Input pulse levelsVss to 3.0V	
Input rise and fall times 3ns	
Input timing reference levels 1.5V	
Output reference levels1.5V	
Output load See Figures 1 and 2	




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES

- 1. All voltages referenced to Vss (GND).
- Overshoot: V_{IH} ≤ +6.0V for t ≤ ^tRC/2 Undershoot: V_{IL} ≥ -2.0V for t ≤ ^tRC/2 Power-up: V_{IH} ≤ +6.0V and Vcc ≤ 3.1V for t ≤ 200msec.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with C_L = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZWE is less than ^tLZWE.

- 8. WE is HIGH for READ cycle.
- Device is continuously selected. All chip enables and output enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. ^tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. Typical values are measured at 3.3V, 25°C and 20ns cycle time.
- 14. Typical currents are measured at 25°C.
- 15. Contact the factory for IT/AT/XT specifications.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		VDR	2			V	
Data Retention Current L version	CE ≥ Vcc -0.2V Other inputs: Vin ≥ Vcc -0.2V or Vin ≤ Vss+0.2V Vcc = 2V		ICCDR	145	260	μА	14
Data Retention Current LP version	CE ≥ Vcc -0.2V Vcc = 2V		ICCOR	145	260	μА	14
Chip Deselect to Data Retention Time		^t CDR	0			ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


3.3V ASYNCHRONOUS SRAM




LOW VCC DATA RETENTION WAVEFORM



READ CYCLE NO. 18,9




READ CYCLE NO. 2 7,8,10




MT5LC1001 Rev 11/94 Micron Semiconductor Inc reserves the right to change products or specifications without notice @1994, Micron Semiconductor, Inc



WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



WRITE CYCLE NO. 27, 12 (Write Enable Controlled)



MT5LC1001 Rev 11/94 Micron Semiconductor Inc. reserves the right to change products or specifications without notice @1994. Micron Semiconductor Inc.