

ADVANCE

**MICRON**  
SEMICONDUCTOR INC.
**MT5LC1001**  
**1 MEG x 1 SRAM**

# SRAM

# 1 MEG x 1 SRAM

## LOW VOLTAGE

### FEATURES

- All I/O pins are 5V tolerant
- High speed: 15, 17, 20, 25, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +3.3V  $\pm 0.3$  power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL-compatible
- Complies to JEDEC low-voltage TTL standards

### OPTIONS

- Timing
  - 15ns access
  - 17ns access
  - 20ns access
  - 25ns access
  - 35ns access
  - 45ns access

### MARKING

- |                                |      |
|--------------------------------|------|
| • Packages                     |      |
| Plastic DIP (400 mil)          | None |
| Plastic SOJ (400 mil)          | DJ   |
| Plastic SOJ (300 mil)          | SJ   |
| • 2V data retention            | L    |
| • 2V data retention, low power | LP   |
| • Temperature                  |      |
| Commercial (0°C to +70°C)      | None |
| Industrial (-40°C to +85°C)    | IT   |
| Automotive (-40°C to +125°C)   | AT   |
| Extended (-55°C to +125°C)     | XT   |

- Part Number Example: MT5LC1001DJ-25 L

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

### GENERAL DESCRIPTION


The MT5LC1001 is organized as a 1,048,576 x 1 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.


Writing to this device is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accom-

### PIN ASSIGNMENT (Top View)

#### 28-Pin DIP (SA-5)



#### 28-Pin SOJ (SD-3) (SD-2)



# 3.3 VOLT SRAM

plished when  $\overline{WE}$  remains HIGH while  $\overline{CE}$  goes LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.


The "LP" version provides a reduction in both CMOS standby current ( $I_{SB2}$ ) and TTL standby current ( $I_{SB1}$ ) over the standard part. This is achieved through the use of gated inputs on the  $\overline{WE}$  and address lines, which also facilitates the design of battery-backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.



**MT5LC1001**  
1 MEG x 1 SRAM

**FUNCTIONAL BLOCK DIAGRAM**



**3.3 VOLT SRAM**

**TRUTH TABLE**

MODE	$\overline{CE}$	$\overline{WE}$	INPUT	OUTPUT	POWER
STANDBY	H	X	DON'T CARE	HIGH-Z	STANDBY
READ	L	H	DON'T CARE	Q	ACTIVE
WRITE	L	L	DATA-IN	HIGH-Z	ACTIVE

ADVANCE



MT5LC1001  
1 MEG x 1 SRAM

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-0.5V to +4.6V
V <sub>IN</sub> .....	-0.5V to +6.0V
Storage Temperature (plastic) .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>cc</sub> = 3.3V ±0.3V)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.0	5.5	V	1, 2
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	I <sub>LI</sub>	-1	1	μA	
Output Leakage Current	Output(s) disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	I <sub>LO</sub>	-1	1	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1
Supply Voltage		V <sub>cc</sub>	3.0	3.6	V	1

3.3 VOLT SRAM

DESCRIPTION	CONDITIONS	SYMBOL	VER	MAX						UNITS	NOTES
				-15	-17	-20	-25	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$ ; V <sub>cc</sub> = MAX outputs open f = MAX = 1/tRC	I <sub>cc</sub>	ALL	85	75	65	55	45	40	mA	3, 15
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$ ; V <sub>cc</sub> = MAX outputs open f = MAX = 1/tRC	I <sub>SB1</sub>	STD, L	20	18	14	12	8	6	mA	
			LP	500	500	500	500	500	500	μA	
	$\overline{CE} \geq V_{cc} - 0.2V$ ; V <sub>cc</sub> = MAX V <sub>IN</sub> ≥ V <sub>cc</sub> - 0.2V or V <sub>IN</sub> ≤ V <sub>SS</sub> + 0.2V	I <sub>SB2</sub>	STD, L	300	300	300	300	300	300	μA	
			LP	100	100	100	100	100	100	μA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C; f = 1 MHz V <sub>cc</sub> = 3.3V	C <sub>i</sub>	8	pF	4
Output Capacitance		C <sub>o</sub>	8	pF	4

ADVANCE



**MT5LC1001**  
**1 MEG x 1 SRAM**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 3.3V ±0.3V)

**3.3 VOLT SRAM**

DESCRIPTION	SYM	-15		-17		-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>															
READ cycle time	<sup>t</sup> RC	15		17		20		25		35		45		ns	
Address access time	<sup>t</sup> AA		15		17		20		25		35		45	ns	
Chip Enable access time	<sup>t</sup> ACE		15		17		20		25		35		45	ns	
Output hold from address change	<sup>t</sup> OH	3		3		3		5		5		5		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	5		5		3		5		5		5		ns	7
Chip disable to output in High-Z	<sup>t</sup> HZCE		6		7		8		10		15		18	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		15		17		20		25		35		45	ns	
<b>WRITE Cycle</b>															
WRITE cycle time	<sup>t</sup> WC	15		17		20		25		35		45		ns	
Chip Enable to end of write	<sup>t</sup> CW	10		12		12		15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	10		12		12		15		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP	9		12		12		15		20		25		ns	
Data setup time	<sup>t</sup> DS	7		8		8		10		15		20		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	3		3		3		5		5		5		ns	7
Write Enable to output in High-Z	<sup>t</sup> HZWE		6		7		8		10		15		18	ns	6, 7

ADVANCE



**MT5LC1001**  
**1 MEG x 1 SRAM**

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**

1. All voltages referenced to V<sub>SS</sub> (GND).
2. Overshoot: V<sub>IH</sub> ≤ +6.0V for t ≤ <sup>1</sup>RC/2  
Undershoot: V<sub>IL</sub> ≥ -2.0V for t ≤ <sup>1</sup>RC/2  
Power-up: V<sub>IH</sub> ≤ +6.0V and V<sub>CC</sub> ≤ 3.1V for t ≤ 200msec.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>1</sup>HZCE and <sup>1</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>1</sup>HZCE is less than <sup>1</sup>LZCE, and <sup>1</sup>HZWE is less than <sup>1</sup>LZWE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables and output enables are held in their active state.
10. Address valid prior to, or coincident with, latest occurring chip enable.
11. <sup>1</sup>RC = Read Cycle Time.
12. Chip enable and write enable can initiate and terminate a WRITE cycle.
13. Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
14. Typical values are measured at 3.3V, 25°C and 25ns cycle time.
15. Typical currents are measured at 25°C.

**3.3 VOLT SRAM**

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)**


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2			V	
Data Retention Current L version	$\overline{CE} \geq V_{CC} - 0.2V$ Other inputs: $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq V_{SS} + 0.2V$ $V_{CC} = 2V$		I <sub>CCDR</sub>	TBD	50	μA	15
Data Retention Current LP version	$\overline{CE} \geq V_{CC} - 0.2V$ $V_{CC} = 2V$		I <sub>CCDR</sub>	TBD	50	μA	15
Chip Deselect to Data Retention Time		<sup>1</sup> CDR	0			ns	4
Operation Recovery Time		<sup>1</sup> R	<sup>1</sup> RC			ns	4, 11




MT5LC1001  
1 MEG x 1 SRAM

3.3 VOLT SRAM


LOW V<sub>CC</sub> DATA RETENTION WAVEFORM



READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10



DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1**<sup>12</sup>  
(Chip Enable Controlled)



**3.3 VOLT SRAM**

**WRITE CYCLE NO. 2**<sup>7, 12</sup>  
(Write Enable Controlled)

