National Semiconductor

T-46-07-07

DM74AS109 Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

General Description

The 'AS109 is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and preset inputs, and also complementary Q and $\overline{\mathbf{Q}}$ outputs.

Information at inputs J and K meeting the setup time requirements are transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the J, K input signal has no effect.


Asynchronous preset and clear inputs will set or reset Q output respectively upon the application of low level signal. The J-K design allows operation as a D flip-flop by tying the J and K inputs together.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL
- Functionally and pin for pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over S109 at approximately

Connection Diagram

Dual-In-Line Package



Order Number DM74AS109N See NS Package Number N16A*

Function Table

Inputs				Outputs			
PR	CLR	CK	J	ĸ	Q	Q	
L	Н	Х	Х	Х	н	L	
Н	L	X	X	х	L	н	
L	L	Х	X	х	H*	H*	
Н	Н	Ť	L	L	L	Н	
н	. Н	Ť	Н	L	TOGGLE		
н	· H	1	L	н	Q_0	\overline{Q}_0	
н	н .	- ↑	Н	н	н	L	
Н	Н	L	X	Х	Q ₀	\overline{Q}_0	

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition, Q₀ = Previous Condition of Q

 $^{\circ}$ This condition is nonstable; it will not persist when preset and clear inputs return to their inactive (high) level. The output levels in this condition are not guaranteed to meet the V_{OH} specification.

Contact your local NSC representative about surface mount (M) package availability.

The second secon

Absolute Maximum Ratings

Supply Voltage **7V** Input Voltage 7V Operating Free Air Temperature Range 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Typical θ_{JA} N Package 72.0°C/W T-46-07-07

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	٧	
V _{IH}	High Level Input Volta	iģe	2			٧
V _{IL}	Low Level Input Volta	ge			0.8	٧
Іон	High Level Output Current				-2	mA
lor	Low Level Output Current				20	mA
fCLK	Clock Frequency		0		105	MHz
twclk	Pulse Width	Clock High	4		•	ns
		Clock Low	5.5			ns
tw	Pulse Width	Preset & Clear	4			ns
tsu	Data Setup Time	J or \overline{K}	5.5 ↑			
		PRE or CLR Inactive	2↑			ns
tн	Data Hold Time		0↑			ns
TA	Free Air Operating Temperature		0		70	°C

The (↑) indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free-air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.2	V
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			>
VOL	Low Level Output Voltage	V _{CC} = 4.5V, V _{IH} = 2V I _{OL} = 20 mA			0.35	0.5	٧
l _i	Input Current at Max Input Voltage	V _{CC} = 5.5V, V _{IH} = 7V				0.1	mA
ΊΗ	High Level Input Current	V _{CC} = 5.5V, V _{IH} = 2.7V	Clock, J, K			20	μА
			Preset, Clear	·		40	
l _{IL}	Low Level Input Current	V _{CC} = 5.5V,	Clock, J, K			-0.5	mA.
		V _{IL} = 0.4V Preset, Clear				-1.8	
lo	Output Drive Current	V _O = 2.25V, V _{CC} = 5.5V		-30		-112	mA
lco	Supply Current	V _{CC} = 5.5V (Note 1)			11.5	17	mA

Note 1: ICC is measured with J, K, CLK and PR grounded, then with J, K, CLK and CLR grounded.

Switch	ning Characteristics	over recommended oper	ating free air t	emperature r	ange (Note 1) Max	Units
fMAX	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$			105		MHz
tpLH	Propagation Delay Time Low to High Level Output		Preset or Clear	QorQ	3	8	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Preset or Clear	QorQ	3.5	10.5	ns
tpLH	Propagation Delay Time Low to High Level Output		Clock	QorQ	3.5	9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Clock	QorQ	4.5	9	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram

