

**54ACT16240, 74ACT16240  
16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS**

SCAS137 - D3606, JULY 1989 - REVISED APRIL 1993

- Members of the Texas Instruments Widebus™ Family
- Packaged in Plastic 300-mil Shrink Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Spacings
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C

#### description

The 'ACT16240 is a 16-bit buffer or line driver designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides inverting outputs and symmetrical active-low output-enable (OE) inputs.

The 74ACT16240 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16240 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT16240 is characterized for operation from -40°C to 85°C.

54ACT16240... WD PACKAGE  
74ACT16240... DL PACKAGE  
(TOP VIEW)

1OE	1	48	2OE
1Y1	2	47	1A1
1Y2	3	46	1A2
GND	4	45	GND
1Y3	5	44	1A3
1Y4	6	43	1A4
V <sub>CC</sub>	7	42	V <sub>CC</sub>
2Y1	8	41	2A1
2Y2	9	40	2A2
GND	10	39	GND
2Y3	11	38	2A3
2Y4	12	37	2A4
3Y1	13	36	3A1
3Y2	14	35	3A2
GND	15	34	GND
3Y3	16	33	3A3
3Y4	17	32	3A4
V <sub>CC</sub>	18	31	V <sub>CC</sub>
4Y1	19	30	4A1
4Y2	20	29	4A2
GND	21	28	GND
4Y3	22	27	4A3
4Y4	23	26	4A4
4OE	24	25	3OE

**FUNCTION TABLE  
(each section)**

INPUTS		OUTPUT
OE	A	Y
L	H	L
L	L	H
H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.

Copyright © 1993, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


**54ACT16240, 74ACT16240**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCAS137 - D3606, JULY 1989 - REVISED APRIL 1993

**logic symbol**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984  
 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 400$ mA
Maximum package power dissipation at $T_A = 55^\circ\text{C}$ (in still air) .....	0.85 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

**recommended operating conditions (see Note 2)**

		54ACT16240			74ACT16240			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.8			0.8	V
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$V_O$	Output voltage	0	$V_{CC}$		0	$V_{CC}$		V
$I_{OH}$	High-level output current			-24			-24	mA
$I_{OL}$	Low-level output current			24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10		0	10		ns/V
$T_A$	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**54ACT16240, 74ACT16240****16-BIT BUFFERS/DRIVERS****WITH 3-STATE OUTPUTS**

SCAS137 - D3606, JULY 1989 - REVISED APRIL 1993

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT16240	74ACT16240	UNIT
			MIN	TYP	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	4.5 V	4.4			4.4	4.4	V
		5.5 V	5.4			5.4	5.4	
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7	3.8	
		5.5 V	4.94			4.7	4.8	
	I <sub>OH</sub> = -50 mA†	5.5 V				3.85		
	I <sub>OH</sub> = -75 mA†	5.5 V					3.85	
	I <sub>OL</sub> = 50 µA	4.5 V		0.1		0.1	0.1	
		5.5 V		0.1		0.1	0.1	
V <sub>OL</sub>	I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5	0.44	V
		5.5 V		0.36		0.5	0.44	
	I <sub>OL</sub> = 50 mA†	5.5 V				1.65		
	I <sub>OL</sub> = 75 mA†	5.5 V					1.65	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1	±1	µA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5		±10	±5	µA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8		160	80	µA
ΔI <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		0.9		1	1	mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		4.5				pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		12				pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.


‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ±0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT16240	74ACT16240	UNIT	
			MIN	TYP	MAX	MIN	MAX		
t <sub>PLH</sub>	A	Y	2.3	5	7.7	2	9.5	2.3	ns
			4.1	6.7	9.2	3	11.5	4.1	
t <sub>PHL</sub>	OE	Y	2.6	5.6	8.5	2	10.1	2.6	ns
			3.3	6.7	10.2	2.5	12.2	3.3	
t <sub>PZH</sub>	OE	Y	5.9	8.3	11	4.5	12.7	5.9	ns
			5.1	7.4	9.9	4	12	5.1	
t <sub>PZL</sub>									
t <sub>PHZ</sub>									
t <sub>PLZ</sub>									

**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**


C <sub>pd</sub>	PARAMETER	TEST CONDITIONS		TYP	UNIT
		Outputs enabled	Outputs disabled		
Power dissipation capacitance per driver		C <sub>L</sub> = 50 pF, f = 1 MHz		38	pF
				9	

## PARAMETER MEASUREMENT INFORMATION




TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2 × VCC
tPHZ/tPZH	GND

LOAD CIRCUIT



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-5

8961723 0105046 389