87C451

#### **FEATURES**

- User-programmable microcontroller
- 80C51-based architecture
- 68-Pin QFP package
  - Six 8-bit ports and one 4-bit port
- Port 6 features:
  - 8 data pins
  - 4 control pins
  - Direct MPU bus interface
  - Parallel printer interface
- On the microcontroller
  - 4K × 8 EPROM
  - 128 × 8 RAM
  - Two 16-bit counter/timers
  - Two external interrupts
- External memory addressing capability:
  - 64K ROM and 64K RAM
- Low power consumption:
  - Normal operation: less than 24mA at 5V, 12MHz
  - Idle mode
  - Power-down mode

#### DESCRIPTION

The Philips 87C451 is an I/O expanded, single-chip microcontroller fabricated with Philips high-density CMOS technology. Philips epitaxial substrate minimizes latch-up sensitivity.

The 87C451 has 4K of EPROM on chip as program memory and is otherwise identical to the 83C451.

The 87C451 is a functional extension of the 87C51 microcontroller with three additional I/O ports and four I/O control lines. Four control lines associated with port 6 facilitate high-speed asynchronous I/O functions.

The 87C451 includes a 4K  $\times$  8 EPROM; a 128  $\times$  8 RAM; 64 I/O lines; two 16-bit timer/counters; a five source, two priority level, nested interrupt structure; a serial I/O port for either a full-duplex UART, I/O expansion, or multiprocessor communications; and on-chip oscillator and clock circuits.


The 87C451 has two software selectable modes of reduced activity for further power reduction; idle mode and power-down mode. Idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. Power-down mode freezes the oscillator, causing all other chip functions to be inoperative while maintaining the RAM contents.

### **ORDERING INFORMATION**

DESCRIPTION	ORDER CODE	PKG DESIGNATION*
68-Pin J Bend QFP with Quartz Window	87C451/BMA	GQCC1-J68
68-Pin J Bend QFP w/out Quartz Window	87C451/BMA OT <sup>1</sup>	GQCC1-J68

<sup>\*</sup> MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

#### **PIN CONFIGURATION**




May 22, 1992

89

853-1412 06830


87C451

#### **LOGIC SYMBOL**



87C451

#### **BLOCK DIAGRAM**



May 22, 1992

91

7110826 0084900 912 📟

#### **PIN DESCRIPTION**

MNEMONIC	PIN NO	TYPE	NAME AND FUNCTION
V <sub>SS</sub>	50		Ground: OV reference
V <sub>CC</sub>	18	ĺ	Power Supply: +5V.
P0.0-P0.7	17-10	I/O	Port 0: An 8-bit open-drain, bidirectional I/O port. Port 0 is also the multiplexed low-order address and data bus during accesses to external memory, and outputs instruction bytes during program verification. External pull-ups are required during program verification. Port 0 can sink/source eight LSTTL inputs.
P1.0-P1.7	23-30	1/0	Port 1: An 8-bit bidirectional I/O port with internal pull-ups. Port 1 receives the low-order address bytes during program verification. In the 87C451, port 1 can sink/source three LSTTL inputs, and drive CMOS inputs without external pull-ups.
P2.0-P2.7	2-9	I/O	Port 2: An 8-bit bidirectional I/O port with internal pull-ups. Port 2 emits the high-order address bytes during accesses to external memory and receives the high-order address bit and control signals during program verification in the 87C451. Port 2 can sink/source three LSTTL inputs and drive CMOS inputs without external pull-ups.
P3.0-P3.7	32-39	I/O	Port 3: An 8-bit bidirectional I/O port with internal pull-ups. Port 3 can sink/source three LSTTL inputs and drive CMOS inputs without external pull-ups. Port 3 also serves the 87C451 special functions listed below:
	32 33 34 35 36 37 38 39	1011100	RxD (P3.0): Serial input port TxD (P3.1): Serial output port INTO (P3.2): External interrupt 0 INTT (P3.3): External interrupt 1 T0 (P3.4): Timer 0 external input T1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe
P4.0-P4.3	22-19	1/0	Port 4: A 4-bit bidirectional port with internal pull-ups. Port 4 can sınk/source three LSTTL inputs and drive CMOS inputs without external pull-ups.
P5.0-P5.7	40-47	1/0	Port 5: An 8-bit I/O port with Internal pull-ups. Port 5 can sınk/source three LSTTL inputs and drive CMOS inputs without external pull-ups.
P6.0-P6.7	55-62	I/O	Port 6: A specialized 8-bit bidirectional I/O port with internal pull-ups. This special port can sink/source three LSTTL inputs and drive CMOS inputs without external pull-ups. Port 6 can be used in a strobed or non-strobed mode of operation, and in conjunction with four control pins that serve the functions listed below.
			Port 6 Control Lines:
ODS IDS BFLAG AFLAG	51 52 53 54	  -  /0  /0	ODS: Output data strobe IDS: Input data strobe BFLAG: A bidirectional I/O pin with internal pull-ups A FLAG: A bidirectional I/O pin with internal pull-ups
RST	31	1	RESET: A High level on this pin for two machine cycles while the oscillator is running resets the device. An internal pull-down resistor permits power-on reset using only a capacitor connected to the Vcc
ALE/PROG	64	1/0	Address Latch Enable Program Pulse: An output for latching the Low byte of the address during accesses to external memory. ALE is activated at a constant rate of 1/6 the oscillator frequency except during an external data memory access, at which time one ALE is skipped. ALE can sink/source eight LSTTL inputs and drive CMOS inputs without an external pull-up. This pin is also the program pulse input during EPROM programming.
PSEN	63	0	Program Store Enable: This output is the read strobe to external program memory. PSEN is activated twice each machine cycle during fetches from external program memory; however, when executing out of external program memory, two activations of PSEN are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. PSEN can sink/source eight LSTTL inputs and drive CMOS inputs without an external pull-up.
EA∕V <sub>PP</sub>	1	l	Instruction Execution Control/Programming Supply Voltage: When EA is held High, the CPU executes out of internal program memory, unless the program counter exceeds OFFFH. When EA is held Low, the CPU executes out of external program memory. EA must never be allowed to float. This pin also receives the 12.75V programming supply voltage (V <sub>PP</sub> ) during EPROM programming.
XTAL1	49	1	Crystal 1: An input to the inverting amplifier that forms the oscillator This input receives the external oscillator when an external oscillator is used.
XTAL2	48	0	Crystal 2: Output of the inverting amplifier that forms the oscillator This pin should be floated when an external oscillator is used.

May 22, 1992

92

7110826 0084901 859 🖿

87C451

#### **ABSOLUTE MAXIMUM RATINGS<sup>2</sup>**

SYMBOL	PARAMETER	RATING	UNIT
T <sub>A</sub>	Operating ambient temperature range	-55 to +125	°C
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
	Voltage from V <sub>CC</sub> to V <sub>SS</sub> <sup>3</sup>	-0 5 to +6 5	V
	Voltage from any pin to V <sub>SS</sub> (except V <sub>PP</sub> )3	-0.5 to V <sub>CC</sub> +0 5	V
	Voltage on V <sub>PP</sub>	-0.5 to 13 0	V
PD	Power dissipation	200	mW

#### DC ELECTRICAL CHARACTERISTICS

 $-55^{\circ}C \le T_{amb} \le +125^{\circ}C, 45V \le V_{CC} \le 55V, V_{SS} = 0V$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIN	UNIT	
			MIN	MAX	
V <sub>IL</sub>	Input Low voltage, except EA		-0 5	0.2 V <sub>CC</sub> - 0.25	٧
V <sub>IL1</sub>	Input Low voltage, EA			0 2 V <sub>CC</sub> - 0 45	V
VIH	Input High voltage, except XTAL1, RST		02V <sub>CC</sub> +11	V <sub>CC</sub> + 0.5	٧
V <sub>IH1</sub>	Input High voltage, XTAL1, RST		07V <sub>CC</sub> +02	V <sub>CC</sub> + 05	V
V <sub>OL</sub>	Output Low voltage, ports 1,2,3,4,5,6, AFLAG, BFLAG	$I_{OL} = 1.6 \text{mA}^4$		0 45	V
V <sub>OL1</sub>	Output Low voltage, port 0, ALE, PSEN	$I_{OL} = 3.2 \text{mA}^4$		0.45	٧
V <sub>OH</sub>	Output High voltage, ports 1,2,3,4,5,6, AFLAG, BFLAG	$I_{OH} = -60\mu A,$ $V_{CC} = 5V \pm 10\%$ $I_{OH} = -25\mu A$ $I_{OH} = -10\mu A$	2 4 0 75V <sub>CC</sub> 0 9V <sub>CC</sub>		V V V
V <sub>OH1</sub>	Output High voltage, port 0 in external bus mode, ALE, PSEN	$I_{OH} = -400 \mu A,$ $V_{CC} = 5V \pm 10\%$ $I_{OH} = -150 \mu A$ $I_{OH} = -40 \mu A^5$	2 4 0 75V <sub>CC</sub> 0.9V <sub>CC</sub>		V V V
IIL	Logical 0 input current, ports 1,2,3,4,5,6, AFLAG, BFLAG	V <sub>IN</sub> = 0 45V		-75	μА
I <sub>TL</sub>	Logical 1 to 0 transition current, ports 1,2,3,4,5,6, AFLAG, BFLAG	V <sub>IN</sub> = 2V		-750	μА
lu	Input leakage, current port 0, EA, IDS, ODS	0 45V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		<u>+</u> 10	μА
R <sub>RST</sub>	Reset pulldown resistor		50	150	kΩ
C <sub>IO</sub> 7	Pin capacitance	Test freq = 1MHz, T <sub>A</sub> = 25°C		10	pF
l <sub>PD</sub> 6	Power-down current	V <sub>CC</sub> = 2V to 6V		75	μА

### MAXIMUM I<sub>CC</sub> (mA)

Frequency/V <sub>CC</sub>	OPERATING <sup>8</sup>				UNITS		
	4.5V	5V <sup>11</sup>	5.5 <b>V</b>	4.5V	5V <sup>11</sup>	5.5V	[
3.5MHz <sup>11</sup>	8	10	12	25	3	35	mA
12MHz	20	25	30	50	55	60	mA

May 22, 1992

93

7110826 0084902 795 📟

87C451

#### **AC ELECTRICAL CHARACTERISTICS**

 $-55^{\circ}$ C ≤ T<sub>amb</sub> ≤ +125°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = OV, load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80 pF<sup>10</sup>

SYMBOL	PARAMETER	12MH:	z CLOCK	VARIABLE CLC	OCK (f = 1/t <sub>CLCL</sub> )	UNIT
		MIN	MAX	MIN	MAX	1
1/t <sub>CLCL</sub>				3.5	12	MHz
tLHLL	ALE pulse width	112		2t <sub>CLCL</sub> -55		ns
tAVLL	Address valid to ALE Low	13		t <sub>CLCL</sub> -70		ns
tLLAX	Address hold after ALE Low	33		t <sub>CLCL</sub> -50		l ns
t <sub>LLIV</sub>	ALE Low to valid instr in		218	0202	4t <sub>CLCL</sub> -115	ns
tupu	ALE Low to PSEN Low	28		t <sub>CLCL</sub> -55	0202	ns
tpLPH	PSEN pulse width	190		3t <sub>CLCL</sub> -60		ns
t <sub>PLIV</sub>	PSEN Low to valid instr in		130	""	3t <sub>CLCL</sub> -120	ns
t <sub>PXIX</sub>	Input instr hold after PSEN	0		0		ns
tPXIZ	Input instr float after PSEN		58		t <sub>CLCL</sub> -25	ns
t <sub>AVIV</sub>	Address to valid instr in		297		5t <sub>CLCL</sub> -120	ns
tPLAZ	PSEN Low to address float		25		25	ns
t <sub>RLRH</sub>	RD pulse width	400	]	6t <sub>CLCL</sub> -100		ns
twLWH	WR pulse width	400	1	6t <sub>CLCL</sub> -100		ns
taldv	RD Low to valid data in		232		5t <sub>CLCL</sub> -185	ns
t <sub>RHDX</sub>	Data hold after RD	0		0		ns
t <sub>RHDZ</sub>	Data float after RD		82		2t <sub>CLCL</sub> -85	ns
t <sub>LLDV</sub>	ALE Low to valid data in		496		8t <sub>CLCL</sub> -170	ns
tAVDV	Address to valid data in		565		9t <sub>CLCL</sub> -185	ns
tLLWL	ALE Low to RD or WR Low	185	315	3t <sub>CLCL</sub> -65	3t <sub>CLCL</sub> +65	ns
tavwx	Data valid to WR transition	8	l	t <sub>CLCL</sub> -75		ns
twhax	Data hold after WR	18		t <sub>CLCL</sub> -65		ns
t <sub>RLAZ</sub>	RD Low to address float		0		0	ns
twhLH	RD or WR High to ALE High	18	148	t <sub>CLCL</sub> -65	t <sub>CLCL</sub> +65	ns
Port 6 input	(input rise and fall times ≤ 5ns)					
tшн	IDS width	270		3t <sub>CLCL</sub> +20		ns
t <sub>DVIH</sub>	Data setup to IDS High	0		0		ns
tiHDX	Data hold after IDS	30		30		ns
t <sub>FLIL</sub>	PE to IDS	25		25		ns
tivrv	IDS to BFLAG (IBF) delay		130		130	ns
Port 6 oupu	t					
t <sub>OLOH</sub>	ODS width	270		3t <sub>CLCL</sub> +20		ns
t <sub>FVDV</sub>	SEL to data out delay	1	85		85	ns
toldv	ODS to data out delay		80		80	ns
toHDZ	ODS to data float delay	1	35		35	ns
tovrv	ODS to AFLAG (OBF) delay		100	ŀ	100	ns
t <sub>FLDV</sub>	PE to data out delay		120		120	ns
t <sub>OHFH</sub>	ODS High to AFLAG (SEL) delay	100	L	100		ns
IOTES:		_		•		

1. Erase characteristics do not apply for one time programming (OT).

- 2. Stress above those listed under Absolute Maximum Rating may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- 3. This product includes circuitry specifically designed for the protection on its internal devices from damaging effects of excessive static charge. Nonetheless it is suggested that conventional precautions be taken to avoid applying voltages greater than the rated maximum.
- 4. Capacitive loading on ports 0 and 2 can cause spurious noise to be superimposed on the V<sub>OLS</sub> of ALE and ports 1 and 3. The noise is caused by external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases it could be desirable to qualify ALE with a Schmitt trigger, or use an address latch with a Schmitt trigger STROBE input.
- 5. Capacitive loading on ports 0 and 2 can cause the VOH on ALE and PSEN to momentarily fall before the 0.9VCC specification when the address bits are stabilizing.
- 6. Power-down I<sub>CC</sub> is measured with all output pins disconnected; EA = port 0 = V<sub>CC</sub>, XTAL2 = N.C.; RST = V<sub>SS</sub>.
- 7. C<sub>IO</sub> is tested initially and after any design or process changes which may affect capacitance.
- 8. I<sub>CC</sub> is measured with all output pins disconnected; XTAL1 driven with t<sub>CLCH</sub>, t<sub>CHCL</sub> = 5ns, V<sub>IL</sub> = V<sub>SS</sub>+ 0.5V, V<sub>IH</sub> = V<sub>CC</sub>-0.5V; XTAL1 = N.C.; XTAL2 = EA = RST = Port 0 = V<sub>CC</sub>. I<sub>CC</sub> will be slightly higher if a crystal oscillator is used.

May 22, 1992

94

7110826 0084903 621 📟

87C451

#### NOTES: (Continued)

- 9 Idle I<sub>CC</sub> is measured with all output pins disconnected; XTAL1 driven with t<sub>CLCH</sub>, t<sub>CHCL</sub> = 5ns, V<sub>IL</sub> = V<sub>SS</sub>+ 0 5V, V<sub>IH</sub> = V<sub>CC</sub>-0 5V, XTAL = N.C.; port 0 = V<sub>CC</sub>, EA = RST = V<sub>SS</sub>
- 10. Parameters are valid over operating temperature range unless otherwise specified.
- 11. Guaranteed but not tested to the limits specified.

#### PORTS 4 and 5

Ports 4 and 5 are bidirectional I/O ports with internal pull-ups Port 4 is a 4-bit port Port 4 and port 5 pins, with ones written to them, are pulled High by the internal pull-ups, and in that state can be used as inputs Ports 4 and 5 are addressed at the special function register addresses shown in Table 1.

#### PORT 6

Port 6 is a special 8-bit bidirectional I/O port with internal pull-ups. (See Figure 1) This port can be used as a standard I/O port, or in strobed modes of operation in conjunction with four special control lines ODS, IDS, AFLAG, and BFLAG. Port 6 operating modes are controlled by the port 6 Control Status Register (CSR). Port 6 and the CSR are addressed at the special function register addresses shown in Table 1. The following four control pins are used in conjunction with port 6.

ODS: Output data strobe input for port 6 ODS can be programmed to control the port 6 output drivers and the Output Buffer Full Flag (OBF), or to clear only the OBF flag bit in the CSR (output-always mode) ODS is Active-Low for output driver control. The OBF flag can be programmed to be cleared on the negative or positive edge of ODS.

IDS Input data strobe input for port 6 IDS is used to control the port 6 input latch and input Buffer Full Flag (IBF) bit in the CSR. The input data latch can be programmed to be transparent when the IDS is Low and latched on the positive transition of IDS, or to latch only on the positive transition of IDS. Correspondingly, the IBF flag is set on the negative or positive transition of IDS.

AFLAG: A bidirectional I/O pin. AFLAG can be programmed to be an output set High or Low under program control, or to output the state of the output buffer full flag. AFLAG can also be programmed to be an input which selects whether the contents of the output buffer, or the contents of the port 6 control status register will be output on port 6. This feature grants complete port 6 status to external devices.

**BFLAG:** A bidirectional I/O pin BFLAG can be programmed to be an output, set High or Low under program control, or to output the

state of the input buffer full flag. BFLAG can also be programmed to input an enable signal for port 6. When BFLAG is used as an enable input, port 6 output drivers are in the High impedance state, and the input latch does not respond to the IDS strobe when BFLAG is High. Both features are enabled when BFLAG is Low. This feature facilitates the use of the 87C451 in bused multiprocessor systems.

#### **CONTROL STATUS REGISTER**

The Control Status Register (CSR) establishes the mode of operation for port 6 and indicates the current status of the port 6 I/O registers. All control status register bits can be read and written by the CPU, except bits 0 and 1, which are read only. Reset writes ones to bits 2 through 7, and writes zeros to bits 0 and 1.

# CSR.0 — Input Buffer Full Flag (IBF) (Read only)

The IBF bit is set to a logic 1 when port 6 data is loaded into the input buffer under control of IDS. This can occur on the negative or positive edge of IDS, as determined by CSR 2. IBF is cleared when the CPU reads the input buffer register.

#### CSR.1 — Output Buffer Full Flag (OBF) (Read only)

The OBF flag is set to a logic 1 when the CPU writes to the port 6 output data buffer. OBF is cleared by the positive or negative edge of ODS, as determined by CSR.3.

#### CSR.2 - IDS Mode Select (IDSM)

When CSR 2 = 0, a Low-to-High transition on the IDS pin sets the IBF flag. The port 6 input buffer is loaded on the IDS positive edge When CSR.2 = 1, a High-to-Low transition on the IDS pin sets the IBF flag. The port 6 input buffer is transparent when IDS is Low, and latched when IDS is High.


### CSR.3 — Output Buffer Full Flag Clear Mode (OBFC)

When CSR 3 = 1, the positive edge of the ODS input clears the OBF flag. When CSR 3 = 0, the negative edge of the ODS input clears the OBF flag

May 22, 1992

7110826 0084904 568

87C451



#### CSR.4, CSR.5 — AFLAG Mode Select (MA0, MA1)

Bits 4 and 5 select the mode of operation for the AFLAG pin, as follows:

#### MA1 MA0 AFLAG Function

- 0 0 Logic 0 output
- 0 1 Logic 1 output
- 1 0 OBF flag output (CSR.1)
- 1 1 Select (SEL) input mode

The select (SEL) input mode is used to determine whether the port 6 data register or the control status register is output on port 6. When the select feature is enabled, the AFLAG input controls the source of port 6 output data. A logic 0 on AFLAG input selects the port 6 data

register, and a logic 1 on AFLAG input selects the control status register.

#### CSR.6, CSR.7 — BFLAG Mode Select (MB0, MB1)

Bits 6 and 7 select the mode of operation for the BFLAG pin, as follows:

#### MB1 MB0 BFLAG Function

- 0 0 Logic 0 output
- 0 1 Logic 1 output
- 1 0 IBF flag output (CSR.0)
- 1 1 Port enable (PE)

In the port enable mode, IDS and ODS inputs are disabled when BFLAG input is High. When the BFLAG input is Low, the port is enabled for I/O.

#### **CONTROL STATUS REGISTER**

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
(CSR)	MB1	MB0	MA1	MAO	OBFC	IDSM	OBF	IBF
ì	mo	LAG ode lect	m	LAG ode lect	Output buffer flag clear mode	Input data strobe mode	Output buffer full flag	Input buffer full flag
	0/1 = Lo 1/0 = IBI 1/1 = PE (0 = Se	gic 0 output* gic 1 output* F output E input elect) sable I/O)	0/1 = Lo 1/0 = OI 1/1 = SE (0 = Da	egic 0 output gic 1 output BE output* EL input ata) ontrol/status)	0 = Negative edge of ODS  1 = Positive edge of ODS	0 = Positive edge of IDS  1 = Low tevel of IDS	0 = Output data buffer empty 1 = Output data buffer full	0 = Input data buffer empty 1 = input data buffer full

Output-always mode: MB1 = 0, MA1 = 1, and MA0 = 0. In this mode port 6 is always enabled for output. ODS only clears the OBF flag.

May 22, 1992

96

7110826 0084905 4T4 **E** 


87C451


#### SPECIAL FUNCTION REGISTER ADDRESSES

Special function register adresses for the 87C451 are identical to those of the 80C451, except for the additional registers listed in Table 1

Table 1. Special Function Register Addresses

REGISTER ADDRESS					E	BIT AD	DRESS	3		
Name	Symbol	Address	MSB							LSB
Port 4	P4	C0	C7	C6	C5	C4	СЗ	C2	C1	C0
Port 5	P5	C8	CF	CE	CD	CC	СВ	CA	C9	C8
Port 6 data	P6	D8	DF	DE	DD	DC	DB	DA	D9	D8
Port 6 control status	CSR	E8	EF	EE	ED	EC	EB	EA	E9	E8








May 22, 1992


97


7110826 0084906 330





















87C451



May 22, 1992

101

7110826 0084910 861 📟

87C451

#### **EPROM CHARACTERISTICS**

The 87C451 is programmed by a modified quick-pulse programming <sup>TM</sup>algorithm. It differs from older methods in the value used for V<sub>PP</sub> (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C451 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C451 manufactured by

Table 2 shows the logic levels for reading the signature byte, and for programming the program memory, the Encryption Table, and the lock bits. The circuits configuration and waveforms for quick-pulse programming are shown in Figures 13 and 14. Figure 15 shows the circuit configuration for normal program memory verification.

#### QUICK-PULSE PROGRAMMING™

The setup for microcontroller quick-pulse programming is shown in Figure 13. Note that the 87C451 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 13. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of port 2 and 3 specified in Table 2 are held at the "Program Code Data" levels indicated in Table 2. The ALE/PROG is pulsed Low 25 times as shown in Figure 14.

To program the Encryption Table, repeat the 25-pulse programming sequence for addresses 0 through 1FH, using the "Pgm Encryption Table" levels. Do not forget that after the Encryption Table is programmed, venty cycles will produce only encrypted data.

To program the lock bits, repeat the 25-pulse programming sequence using the "Pgm Lock Bit" levels. After one lock bit is programmed, further programming of the code memory and Encryption Table is disabled. However, the other lock bit can still be programmed.

Note that the EA/V<sub>PP</sub> pin must not be allowed to go above the maximum specified VPP level for any amount of time. Even a narrow glitch above that voltage level can cause permanent damage to the device. The VPP source should be well regulated and free of glitches and overshoot.

#### Program Verification

If Lock Bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 15. The other pins are held at the "Verify Code Data" levels indicated in Table 2. The contents of the addressed location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the Encryption Table has been programmed, the data presented at port 0 will be the Exclusive-NOR of the program byte with one of the encryption bytes. The user will have to know the Encryption Table contents in order to correctly decode the verification data. The Encryption Table itself cannot be read out.

#### Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic Low. The values are:

(030H) = 89H indicates manufactured by Philips

(031H) = 57H indicates 87C451

#### Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 2, and which satisfies the timing specifications, is suitable.

#### **Erasure Characteristics**

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000Å. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause madvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Å) to an integrated dose of at least 15W-sec/cm<sup>2</sup>. Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm2 rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in all 1s state.

For elevated temperature or environments where solvents are being used, apply kapton tape fluorglas (part number 2345-5) or equivalent.

Table 2. **EPROM Programming Modes** 

MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6
Read Signature	1	0	1	1	0	0	0	0
Program Code Data	1	0	0*	V <sub>PP</sub>	1	0	1	1
Verify Code Data	1	0	1	1	0	0	1	1
Pgm Encryption Table	1	0	0*	Vpp	1	0	1	0
Pgm Lock Bit 1	1	0	0*	V <sub>PP</sub>	1	1	1	1
Pgm Lock Bit 2	1	0	0*	V <sub>PP</sub>	1	1	0	0

NOTES:

May 22, 1992


102


7110826 0084911 7T8 **=** 


<sup>1&</sup>quot; = Valid High for that pin.

<sup>&</sup>quot;0" = Valid Low for that pin.

TM Quick-pulse programming is a phrase trademark of Intel Corp.








87C451

### **EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS**

 $T_{amb} = 21^{\circ}C$  to 27°C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ 

SYMBOL	PARAMETER	LIN	IITS	UNIT	
		Min	Max	<u>]</u>	
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	٧	
Ірр	Programming supply current		50	mA	
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz	
tavgl	Address setup to PROG Low	48t <sub>CLCL</sub>			
†GHAX	Address hold after PROG	48t <sub>CLCL</sub>			
† <sub>DVGL</sub>	Data setup to PROG Low	48t <sub>CLCL</sub>			
t <sub>GHDX</sub>	Data hold after PROG	48t <sub>CLCL</sub>			
t <sub>EHSH</sub>	P2.7 (ENABLE) High to V <sub>PP</sub>	48t <sub>CLCL</sub>			
tshgL	V <sub>PP</sub> setup to PROG Low	10		μs	
t <sub>GHSL</sub>	V <sub>PP</sub> hold after PROG	10		μs	
t <sub>GLGH</sub>	PROG width	90	110	μs	
tavov	Address to data valid		48t <sub>CLCL</sub>		
tELQV	ENABLE Low to data valid		48t <sub>CLCL</sub>		
t <sub>EHQZ</sub>	Data float after ENABLE	0	48t <sub>CLCL</sub>		
t <sub>GHGL</sub>	PROG High to PROG Low	10		μs	



7110826 0084913 570 **=** 

87C451

Table 3. Instruction Set

	MNEMONIC	DESCRIPTION	BYTE	CYCLES
Arithmetic	operations		1	1
ADD	A,Rn	Add register to accumulator	1 1	1
ADD	A,direct	Add direct byte to accumulator	2	1 1
ADD	A,@Rı	Add indirect RAM to accumulator	1	l i
ADD	A,R#data	Add immediate data to accumulator	2	l i
ADDC	A,Rn	Add register to accumulator with carry	1 1	1 1
ADDC	A,direct	Add direct byte to A with carry flag	2	1
ADDC	A,@Rı	Add indirect RAM to A with carry flag	1	1
ADDC	A,#data	Add immediate data to A with carry flag	2	1
SUBB	A,Rn	Subtract register from A with borrow	1	1
SUBB	A,direct	Subtract direct byte from A with borrow	2	1
SUBB	A,@Ri	Subtract indirect RAM from A w/borrow	1	1
SUBB	A,#data	Subtract immed. data from A w/borrow	2	1 1
INC	A	Increment accumulator	1 1	1 1
INC	Rn	Increment register	1	1
INC	direct @ Ri	Increment direct byte Increment indirect RAM	2	1 1
DEC	₩HI A	Decrement accumulator		1 1
	· ·		1	1 !
DEC DEC	Rn direct	Decrement register Decrement direct byte	1 2	1
DEC	@Ri	Decrement indirect RAM	1 1	1 1
INC	DPTR	Increment data pointer		2
MUL	AB	Multiply A & B	1 i	4
DIV	AB	Divide A by B	i	4
DA	A	Decimal adjust accumulator	1 1	1 1
		Decimal adjust accumulator		<u>'</u>
Logical op		L AND		T
ANL	A,Rn	AND register to accumulator	1	1
ANL ANL	A,direct A,@Ri	AND direct byte to accumulator	2	1
ANL		AND indirect RAM to accumulator	1	1 1
ANL	A,#data direct,A	AND immediate data to accumulator	2	1 1
ANL	direct,#data	AND accumulator to direct byte AND immediate data to direct byte	2 3	1 2
ORL	A,Rn	OR register to accumulator	1 1	
ORL	A.direct	OR direct byte to accumulator	2	1 1
ORL	A,@Ri	OR indirect BAM to accumulator	1 1	
ORL	A.#data	OR immediate data to accumulator	2	1 1
ORL	direct,A	OR accumulator to direct byte	2	1
ORL	direct,#data	OR immediate data to direct byte	3	2
XRL	A,Rn	Exclusive-OR register to accumulator	1 1	1
XRL	A.direct	Exclusive-OR direct byte to accumulator	2	l i
XRL	A, @ Ri	Exclusive-OR indirect RAM to A	1 1	i
XRL	A,#data	Exclusive-OR immediate data to A	2	1 1
XRL	direct,A	Exclusive-OR accumulator to direct byte		1
XRL	direct,#data	Exclusive-OR immediate data to direct	3	2
CLR	Α	Clear accumulator	1 1	1 1
CPL	Α	Complement accumulator	1 1	l i
RL	Α	Rotate accumulator left	1	1
RLC	Α	Rotate A left through the carry flag	1	1
RR	Ą	Rotate accumulator right	1	1
RRC	Ą	Rotate A right through carry flag	1	1
SWAP	Α	Swap nibbles within the accumulator	1 1	1
Data trans				
MOV	A,Rn	Move register to accumulator	1	1
MOV	A,direct	Move direct byte to accumulator	2	1
MOV	A, @ Ri	Move indirect RAM to accumulator	1	1
MOV	A,#data	Move immediate data to accumulator	2	1
MOV	Rn,A	Move accumulator to register	1	1
MOV	Rn,direct	Move direct byte to register	2	2
MOV	Rn,#data	Move immediate data to register	2	1
MOV MOV	direct,A	Move accumulator to direct byte	2	1 1
MOV	direct,Rn	Move register to direct byte	2	2
MOV	direct, direct	Move direct byte to direct	3 2	2
MOV	direct, @ Ri direct,#data	Move indirect RAM to direct byte	1 2	2
MOV	@R <sub>I</sub> ,A	Move immediate data to direct byte	3	2
MOV	@Ri,direct	Move accumulator to indirect RAM Move direct byte to indirect RAM	1 2	1 2
			. /	. 2

Mav 22. 1992

7110826 0084914 407

87C451

Table 3. Instruction Set (Continued)

Data transfer (c  MOV MOV MOVC MOVC MOVX MOVX MOVX MOVX PUSH POP XCH XCH XCH XCH CLR SETB SETB	@Ri,#data DPTR,#data16 A,@A + DPTR A,@A + PC A.@Ri A,@DPTR GRi,A @DPTR,A direct direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn	Move immediate data to indirect RAM Load data pointer with a 16-bit constant Move code byte relative to DPTR to A Move code byte relative to PC to A Move external RAM (8-bit addr) to A Move external RAM (8-bit addr) to A Move A to external RAM (8-bit addr) Move A to external RAM (16-bit addr) Push direct byte onto stack Pop direct byte from stack Exchange register with accumulator Exchange direct byte with accumulator Exchange indirect RAM with A Exchange low-order digit ind. RAM w/A	2 3 1 1 1 1 1 1 2 2 1 2 1 1	1 2 2 2 2 2 2 2 2 2 2 2 1 1 1
MOV MOVC MOVC MOVX MOVX MOVX MOVX PUSH POP XCH XCH XCH CH CLR CLR SETB	DPTR.#data16 A,@A + DPTR A,@A + PC A.@Ri A,@APTR A,@APTR A,@APTR ADPTR ADPTR ADPTR,A direct direct A,Rn A,direct A,Rn A,direct A,RRi A,#Ri  manipulation C bit C	Load data pointer with a 16-bit constant Move code byte relative to DPTR to A Move code byte relative to PC to A Move external RAM (8-bit addr) to A Move external RAM (16-bit addr) to A Move A to external RAM (16-bit addr) Move A to external RAM (16-bit addr) Push direct byte onto stack Pop direct byte from stack Exchange register with accumulator Exchange direct byte with accumulator Exchange indirect RAM with A Exchange low-order digit ind. RAM w/A	3 1 1 1 1 1 1 2 2 1 2 1 1 1 1	2 2 2 2 2 2 2 2 1 1 1 1 1
MOVC MOVC MOVX MOVX MOVX MOVX PUSH POP XCH XCH XCH CH CLR CLR SETB	A,@A + DPTR A,@A + PC A,@RA A,@DPTR @Ri,A @DPTR,A direct direct A,Rn A,direct A,@Ri A,#Ri manipulation C bit C	Move code byte relative to DPTR to A Move code byte relative to PC to A Move external RAM (8-bit addr) to A Move external RAM (16-bit addr) to A Move A to external RAM (16-bit addr) Move A to external RAM (16-bit addr) Push direct byte onto stack Pop direct byte from stack Exchange register with accumulator Exchange direct byte with accumulator Exchange indirect RAM with A Exchange low-order digit ind. RAM w/A	3 1 1 1 1 1 1 2 2 1 2 1 1 1 1	2 2 2 2 2 2 2 2 1 1 1 1 1
MOVC MOVX MOVX MOVX MOVX PUSH POP XCH XCH XCH Boolean variable CLR CLR SETB	A, @A + PC A, @Ri A, @DPTR @Ri, A @DPTR, A direct direct A, Rn A, direct A, Rn A, direct A, Ri manipulation C bit C	Move code byte relative to PC to A Move external RAM (8-bit addr) to A Move external RAM (16-bit addr) to A Move A to external RAM (16-bit addr) Move A to external RAM (16-bit addr) Push direct byte onto stack Pop direct byte from stack Exchange register with accumulator Exchange direct Byte with accumulator Exchange indirect RAM with A Exchange low-order digit ind. RAM w/A	1 1 1 1 2 2 1 1 2 1 1 1	2 2 2 2 2 1 1 1 1 1
MOVX MOVX MOVX MOVX PUSH POP XCH XCH XCH CH CH CH SETB	A.@Ri A.@DPTR A.@DPTR,A GIPTR,A direct A.Rn A.direct A.Rn A.direct A.RRi  manipulation C bit C	Move external RAM (8-bit addr) to A Move external RAM (16-bit addr) to A Move A to external RAM (8-bit addr) Move A to external RAM (8-bit addr) Move A to external RAM (16-bit addr) Push direct byte onto stack Pop direct byte from stack Exchange register with accumulator Exchange direct byte with accumulator Exchange indirect RAM with A Exchange low-order digit ind. RAM w/A	1 1 1 2 2 1 1 1 1	2 2 2 2 2 2 1 1 1
MOVX MOVX PUSH POP XCH XCH XCH ZCH ZCHD Boolean variable CLR CLR SETB	A,@DPTR @RI,A @RI,A direct direct A,Rn A,direct A,@Ri A,#Ri manipulation C bit C	Move external RAM (16-bit addr) to A Move A to external RAM (8-bit addr) Move A to external RAM (16-bit addr) Push direct byte onto stack Pop direct byte from stack Exchange register with accumulator Exchange direct byte with accumulator Exchange indirect RAM with A Exchange low-order digit ind. RAM w/A	1 1 2 2 1 2 1 1	2 2 2 2 1 1 1 1
MOVX MOVX PUSH POP XCH XCH XCHD Boolean variable CLR CLR SETB	©Ri,A @DPTR,A direct direct A,Rn A.direct A,@Ri A,#Ri manipulation C bit	Move A to external RAM (8-bit addr) Move A to external RAM (16-bit addr) Push direct byte onto stack Pop direct byte from stack Exchange register with accumulator Exchange direct byte with accumulator Exchange indirect RAM with A Exchange low-order digit ind. RAM w/A	1 1 2 2 1 2 1 1 1	2 2 2 2 1 1 1 1
MOVX PUSH POP XCH XCH XCH XCHD  Boolean variable CLR CLR SETB	@DPTR,A direct direct A,Rn A,direct A,@Ri A,#Ri manipulation C bit C	Move A to external RAM (8-bit addr) Move A to external RAM (16-bit addr) Push direct byte onto stack Pop direct byte from stack Exchange register with accumulator Exchange direct byte with accumulator Exchange indirect RAM with A Exchange low-order digit ind. RAM w/A	1 2 2 1 2 1 1	2 2 2 2 1 1 1
PUSH POP XCH XCH XCH XCHD Boolean variable CLR CLR SETB	direct direct A,Rn A,Rn A,direct A,@Ri A,#Ri manipulation C bit C	Push direct byte onto stack Pop direct byte from stack Exchange register with accumulator Exchange direct byte with accumulator Exchange indirect RAM with A Exchange low-order digit ind. RAM w/A	2 2 1 2 1 1	2 2 2 1 1 1
POP XCH XCH XCH XCHD Boolean variable CLR CLR SETB	direct A,Rn A,direct A,@Ri A,#Ri manipulation C bit C	Pop direct byfe from stack Exchange register with accumulator Exchange direct byte with accumulator Exchange indirect RAM with A Exchange low-order digit ind. RAM w/A  Clear carry flag Clear direct bit	2 1 2 1 1	1 1 1
XCH XCH XCHD Boolean variable CLR CLR SETB	A,Rn A,direct A,@Ri A,#Ri manipulation C bit C	Exchange register with accumulator Exchange direct byte with accumulator Exchange indirect RAM with A Exchange low-order digit ind. RAM w/A  Clear carry flag Clear direct bit	1 2 1 1	1 1 1
XCH XCHD XCHD Boolean variable CLR CLR SETB	A.direct A.@Ri A.#Ri manipulation C bit C	Exchange direct byte with accumulator Exchange indirect RAM with A Exchange low-order digit ind. RAM w/A  Clear carry flag Clear direct bit	2 1 1	1 1 1
XCH XCHD Boolean variable CLR CLR SETB	A,@Ri A,#Ri manipulation C bit C	Exchange indirect RAM with A Exchange low-order digit ind. RAM w/A  Clear carry flag Clear direct bit	1 1	1 1
XCHD  Boolean variable  CLR  CLR  SETB	A,#Rı manipulation C bit C	Exchange low-order digit ind. RAM w/A  Clear carry flag Clear direct bit	1	1
Boolean variable CLR CLR SETB	manipulation C bit C	Clear carry flag Clear direct bit	1	
CLR CLR SETB	C bit C	Clear direct bit		1
CLR SETB	bit C	Clear direct bit		1
CLR SETB	bit C	Clear direct bit		
SETB	C			1
SETB	hie	Set carry flag	l ī	1
	DIL	Set direct bit	2	1 1
CPL	Ċ	Complement carry flag	Ιĩ	l i
CPL	bit	Complement direct bit	2	l i
ANL	C,bit	AND direct bit to carry flag	2	ż
ANL	C./bit	AND complement of direct bit to carry	2	2
ORL	C,bit	OR direct bit to carry flag	2	2
ORL	C./bit	OR complement of direct bit to carry	2	2
MOV	C.bit	Move direct bit to carry flag	2	li
MOV	bit,C	Move carry flag to direct bit	2	Ż
Program and mad	chine control		L	L
ACALL	addr11	Absolute subroutine call	2	2
LCALL	addr16	Long subroutine call	2 3	2 2
RET		Return from subroutine	li	2
RETI		Return from interrupt	l i	
AJMP	addr11	Absolute jump	2	2
LJMP	addr16	Long jump	3	2
SJMP	rel	Short jump (relative addr)	2	2
JMP	@A + DPTR	Jump indirect relative to the DPTR	1	2
JZ	rel	Jump if accumulator is zero	2	2
JNZ	rel	Jump if accumulator is not zero	2	2
JC	rel	Jump if carry flag is set	2	2
JNC	rel	Jump if no carry flag	2 2	2 2 2 2 2 2 2
JB	bit,rel	Jump if direct bit set	3	2
JNB	bit,rel	Jump if direct bit not set	3	2
JBC	bit,rel	Jump if direct bit is set & clear bit	3	2
CJNE	A,direct,rel	Compare direct to A & jump if not equal	3	
CJNE	A,#data,rel	Comp. immed. to A & jump if not equal	3	2 2 2
CJNE	Rn,#data,rel	Comp. immed. to reg. & jump if not equal	3	2
CJNE	@Ri,#data,rel	Comp. immed. to ind. & jump if not equal	3	1 2
DJNZ	Rn,rel	Decrement register & jump if not zero	2	2
DJNZ	direct,rel	Decrement direct & jump if not zero	3	2
NOP		No operation	1	Ĩ

#### Notes on data addressing modes:

-Working register R0-R7 Rn

direct -128 internal RAM locations, any I/O port, control or status register

@Ri -Indirect internal RAM location addressed by register R0 or R1

#data -8-bit constant included in instruction

#data16 -16-bit constant included as bytes 2 & 3 of instruction bit

-128 software flags, any I/O pin, control or status bit

Notes on program addressing modes:

-Destination address for LCALL & LJMP may be anywhere within the 64-kilobyte program memory address space. addr16 addr11

-Destination address for ACALL & AJMP will be within the same 2-kilobyte page of program memory as the first byte of the

following instruction.

-SJMP and all conditional jumps include an 8-bit offset byte. Range is + 127 - 128 bytes relative to first byte of the following

instruction.

May 22, 1992

rei

106

87C451

Table 4. Instruction Opcodes in Hexadecimal Order

HEX E	NUMBER OF BYTES	MNEMONIC	OPERANDS	HEX COD E	NUMBER OF BYTES	MNEMONIC	OPERANDS
00	1	NOP		40	2	JC	code addr
01	2	AJMP	code addr	41	2	AJMP	code addr
02	3	LJMP	code addr	42	2	ORL	data addr,A
03		RR	A	43	3	ORL	data addr,#data
04	1	INC	A .	44	2	ORL	A,#data
05	2	INC	data addr	45	2	ORL	A,data addr
06	1	INC	@R0	46	1	ORL	A,@R0
07	1	INC	@R1	47	1	ORL	A,@R1
08	1	INC	R0	48	1	ORL	A,R0
09	1 1	INC	R1	49	1	ORL	A,R1
0A		INC	R2	4A	1	ORL	A,R2
0B	1	INC	R3	4B	1	ORL	A,R3
OC	1	INC	R4	4C	1	ORL	A,R4
0D	1	INC	R5	4D	1 1	ORL	A,R5
0E	1 1	INC	R6	4E	1 1	ORL	A,R6
0F	1	INC	R7	4F	1	ORL	A,R7
10	3	JBC	bit addr, code addr	50	2	JNC	code addr
11	2	ACALL	code addr	51	2	ACALL	code addr
12	j 3	LCALL	code addr	52	2 2 3 2 2	ANL	data addr,A
13	1 1	RRC	Ą	53	3	ANL	data addr,#data
14	1 1	DEC	A	54	2	ANL	A,#data
15	2	DEC	data addr	55		ANL	A,data addr
16	1	DEC	@R0	56	1	ANL	A,@R0
17	1	DEC	@R1	57	1	ANL	A,@R1
18	1	DEC	R0	58	1	ANL	A,R0
19	1	DEC	R1	59	1	ANL	A,R1
1A	1	DEC	R2	5A	1	ANL	A,R2
1B	1	DEC	R3	5B	1	ANL	A,R3
1C	1	DEC	R4	5C	1	ANL	A,R4
1D	1	DEC	R5	5D	1	ANL	A,R5
1E	1 .	DEC	R6	5E	1	ANL	A,R6
1F	1	DEC	R7	5F	1	ANL	A,R7
20	3	JB	bit addr, code addr	60	2	JZ	code addr
21	2	AJMP	code addr	61	2	AJMP	code addr
22	1	RET		62	2	XRL	data addr,A
23	1 1	RL	Α	63	2 3 2	XRL	data addr,#data
24	2	ADD	A,#data	64	2	XRL	A,#data
25	2	ADD	A,data addr	65	2	XRL	A,data addr
26	1	ADD	A,@R0	66	1	XRL	A,@R0
27	1	ADD	A,@R1	67	1	XRL	A,@R1
28	1 1	ADD	A,R0	68	1	XRL	A,R0
29	1	ADD	A,R1	69	1	XRL	A,R1
2A	1 1	ADD	A,R2	6A	1	XRL	A,R2
2B	1 1	ADD	A,R3	6B	1	XRL	A,R3
2C	1 1	ADD	A,R4	6C	1	XRL	A,R4
2D	1 1	ADD	A,R5	6D	1	XRL	A,R5
2E	1 1	ADD	A,R6	6E	1	XRL	A,R6
2F	1 1	ADD	A,R7	6F	1	XRL	A,R7
30	3	JNB	bit addr, code addr	70	2	JNZ	code addr
31	2	ACALL	code addr	71	2 2	ACALL	code addr
32	1	RETI		72	2	ORL	C,bit addr
33	1	RLC	Α	73	1	JMP	@A + DPTR
34	2	ADDC	A,#data	74	2	MOV	A,#data
35	2	ADDC	A,data addr	75	3	MOV	data addr,#data
36	1	ADDC	A,@R0	76	2	MOV	@R0,#data
37	1	ADDC	A,@R1	77	2	MOV	@R1,#data
38	1 1	ADDC	A,R0	78	2 2	MOV	R0,#data
39	1 1	ADDC	A,R1	79	2	MOV	R1,#data
3 <b>A</b>	1 1	ADDC	A,R2,	7A	2	MOV	R2,#data
3B	1	ADDC	A,R3	7B	2	MOV	R3,#data
3C	1	ADDC	A,R4	7C	2	MOV	R4,#data
3D	1	ADDC	A,R5	7D	l 2	MOV	R5,#data
3E	1	ADDC	A,R6	7E	2 2 2	MOV	R6,#data
3F	1 1	ADDC	A,R7	1 7F	2	MOV	R7,#data

**7110826 0084916 28T** 

May 22, 1992

87C451

Table 4. Instruction Opcodes in Hexadecimal Order (Continued)

HEX COD E	NUMBER OF BYTES	MNEMONIC	OPERANDS		HEX COD E	NUMBER OF BYTES	MNEMONIC	OPERANDS			
80	2	SJMP	code addr	1	CO	2	PUSH	data addr			
81	2	AJMP	code addr		C1	2	AJMP	code addr			
82	2	ANL	C,bit addr		C2	2	CLR	bit addr			
83	1	MOVC	A,@A + PC	l	C3	1 1	CLR	Ç			
84	1	DIV MOV	AB		C4 C5	1 1	SWAP	A data adda			
85 86	3 2	MOV	data addr,data addr data addr,@R0		C6	2	XCH XCH	A,data addr A,@R0			
87	2	MOV	data addr,@R1		C7	1 1	XCH	A,@R1			
88	5	MOV	data addr.R0		C8	l i	XCH	A.R0			
89	2 2	MOV	data addr.R1		C9	l i	хсн	A,R1			
8A	2	MOV	data addr,R2		CA	1 1	XCH	A,R2			
8B	2	MOV	data addr R3		СВ	1	XCH	A,R3			
8C	2 2	MOV	data addr,R4		CC	1	XCH	A,R4			
8D	2	MOV	data addr,R5		CD	1	XCH	A,R5			
8E	2	MOV	data addr,R6		CE	! !	XCH	A,R6			
8F	2	MOV	data addr,R7	ŀ	CF	1	XCH	A,R7			
90	3 2	MOV	DPTR,#data		D0	2	POP	data addr			
91 92	2	ACALL MOV	code addr	1	D1 D2	2 2	AÇALL	code addr			
92	1 1	MOVC	bit addr,C A,@A + DPTR		D3	1	SETB SETB	bit addr C			
94	2	SUBB	A,#data	1	D3	li	DA	Ā			
95	2	SUBB	A,data addr		D5	з	DJNZ	data addr.code addr			
96	1	SUBB	A,@R0	1	D6	ĭ	XCHD	A,@R0			
97	1 1	SUBB	A,@R1		D7	l i	XCHD	A,@R1			
98	1	SUBB	A,R0	1	D8	2	DJNZ	R0,code addr			
99	1	SUBB	A,R1	l	D9	2	DJNZ	R1,code addr			
9A	1	SUBB	A,R2		DA	2	DJNZ	R2,code addr			
9B	1	SUBB	A,R3		DB	2	DJNZ	R3,code addr			
9C	1	SUBB	A,R4		DC	2	DJNZ	R4,code addr			
9D 9E	1	SUBB SUBB	A,R5 A,R6		DD DE	2 2	DJNZ DJNZ	R5,code addr R6,code addr			
9F	i i	SUBB	A.R7	i	DF	2	DJNZ	R7,code addr			
Ã0	ż	ORL	C./bit addr	l	EO	ĺ	MOVX	A,@ DPTR			
A1	2	AJMP	code addr		Ēĭ	l è	AJMP	code addr			
A2	2	MOV	C,bit addr		E2	1	MOVX	A, @ R0			
A3	1	INC	DPTR		E3	1	MOVX	A,@R1			
A4	1	MUL	AB		E4	1	CLR	Α .			
A5	_	reserved	l		E5	2	MOV	A,.data addr			
A6	2	MOV	@R0,data addr	l	E6	1	MOV	A,@R0			
A7 A8	2 2	MOV MOV	@R1,data addr R0,data addr	1	E7 E8	1	MOV MOV	A,@R1			
A9	2	MOV	R1,data addr	ļ	E9	1	MOV	A,R0 A,R1			
AA		MOV	R2,data addr	1	EA	i	MOV	A.R2			
AB	2 2 2	MOV	R3,data addr	1	EB	i	MOV	A,R3			
AC	2	MOV	R4,data addr		EC	i	MOV	A,R4			
AD	2	MOV	R5,data addr		ED	1	MOV	A,R5			
AE	2	MOV	R6,data addr		EE	1	MOV	A,R6			
AF	2	MOV	R7,data addr		EF	1	MOV	A,R7			
B0	2	ANL	C /bit addr		F0	1	MOVX	@ DPTR.A			
B1 B2	2 2	ACALL	code addr		F1	2	ACALL	code addr			
B2 B3	1	CPL CPL	bit addr C		F2 F3	1	MOVX MOVX	@R0,A @R1.A			
B4	3	CJNE	A,#data,code addr		F4	1	CPL	ØH1,A A			
B5	3	CJNE	A,data addr,code addr		F5	2	MOV	data addr.A			
B6	3	CJNE	@R0,#data,code addr		F6	1	MOV	@R0.A			
B7	3	CJNE	@R1,#data,code addr		F7	i	MOV	@R1,A			
B8	3	CJNE	R0,#data,code addr		F8	1	MOV	R0,A			
B9	3	CJNE	R1,#data,code addr		F9	1	MOV	R1,A			
BA	3	CJNE	R2,#data,code addr		FA	1	MOV	R2,A			
BB	3	CJNE	R3,#data,code addr	l	FB	1	MOV	R3,A			
BC	3 3	CINE	R4,#data,code addr		FC	1	MOV	R4,A			
BD BE	3	CJNE CJNE	R5#data,code addr R6,#data,code addr		FD FE	1	MOV MOV	R5,A R6.A			
BF	3	CJNE	R7,#data,code addr		FF		MOV	RO,A R7,A			
لــــــــــــــــــــــــــــــــــــــ	·		jii datajoodo addi		L''	<u> </u>	.71.0 7	117,173			

May 22 1992

7110826 0084917 116