

SONY**CXK5V8257BTM/BYM/BM** -70LLX/85LLX*/10LLX****32768-word × 8-bit High Speed CMOS Static RAM*** Only TSOP available
** Only SOP available**Description**

The CXK5V8257BTM/BYM/BM is 262,144 bits high speed CMOS static RAM organized as 32,768 words by 8 bits.

A polysilicon TFT cell technology realized extremely low standby current and higher data retention stability.

Operating on a single 3.3 V supply.

And special feature are, low power consumption and high speed.

The CXK5V8257BTM/BYM/BM is a suitable RAM for portable equipment with battery back up.

Features

- Extended operating temperature range:
-25 to 85 °C
- Single +3.3 V supply: 3.3 V ± 0.3 V.
- Fast access time:

CXK5V8257BTM/BYM/BM	(Access time)
-70LLX	70 ns (Max.)
-85LLX	85 ns (Max.)
-10LLX	100 ns (Max.)
- Low Standby Current: 7.0 µA (Max.)
- Low Voltage Data retention: 2.0V (Min.)
- Available in many packages

CXK5V8257BTM/BYM

8mm × 13.4mm 28 pin TSOP Package

CXK5V8257BM



450mil 28 pin SOP Package

Function

32768-word × 8 bit static RAM


Structure

Silicon gate CMOS IC

**Block Diagram**

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Configuration (Top View)



Pin Description

Symbol	Description
A0 to A14	Address input
I/O1 to I/O8	Data input/output
CE	Chip enable input
WE	Write enable input
OE	Output enable input
Vcc	+3.3V power supply
GND	Ground

Absolute Maximum Ratings

(Ta=25 °C, GND=0 V)

Item	Symbol	Rating	Unit
Supply voltage	Vcc	-0.5 to +4.6	V
Input voltage	VIN	-0.5* to Vcc+0.5	
Input and output voltage	VIO	-0.5* to Vcc+0.5	
Allowable power dissipation	Pd	0.7	W
Operating temperature	Topr	-25 to +85	°C
Storage temperature	Tstg	-55 to +150	
Soldering temperature • time	Tsolder	235 • 10	°C • s

*VIN, VIO=-3.0 V Min. for pulse width less than 50 ns.

Truth Table

CE	OE	WE	Mode	I/O1 to I/O8	Vcc Current
H	x	x	Not selected	High Z	Isb1, Isb2
L	H	H	Output disable	High Z	Icc1, Icc2
L	L	H	Read	Data out	Icc1, Icc2
L	x	L	Write	Data in	Icc1, Icc2

x: "H" or "L"

DC Recommended Operation Conditions

(Ta=-25 to +85 °C, GND=0 V)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	Vcc	3.0	3.3	3.6	V
Input high voltage	VIH	2.2	—	Vcc+0.3	
Input low voltage	VIL	-0.3*	—	0.6	

*VIL=-3.0 V Min. for pulse width less than 50 ns.

Electrical Characteristics

• DC characteristics

(V_{CC}=3.3 V±0.3 V, GND=0 V, T_a=-25 to 85 °C)

Item	Symbol	Test Conditions		Min.	Typ.*	Max.	Unit
Input leakage current	I _I	V _{IN} =GND to V _{CC}		-0.5	—	0.5	μA
Output leakage current	I _{LO}	$\overline{CE}=V_{IH}$ $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{I/O} =GND to V _{CC}		-0.5	—	0.5	
Operating power supply current	I _{CC1}	$\overline{CE}=V_{IL}$ V _{IN} =V _{IH} or V _{IL} I _{OUT} =0 mA		—	0.9	2	mA
Average operating current	I _{CC2}	Min. cycle duty=100 % I _{OUT} =0 mA	70LLX/85LLX	—	21	40	
			10LLX	—	18	35	
Standby current	I _{SB1}	$\overline{CE} \geq V_{CC}-0.2V$	-25 to +85 °C	—	—	7.0	μA
			-25 to +70 °C	—	—	3.5	
			-25 to +40 °C	—	—	0.7	
			+25 °C	—	0.12	0.35	
	I _{SB2}	$\overline{CE}=V_{IH}$		—	0.06	0.7	mA
Output high voltage	V _{OH}	I _{OH} =-2 mA		2.4	—	—	V
Output low voltage	V _{OL}	I _{OL} =2.0 mA		—	—	0.4	

* V_{CC}=3.3 V, T_a=25 °C**I/O Capacitance**(T_a=25 °C, f=1 MHz)

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} =0 V	—	—	8	pF
I/O capacitance	C _{I/O}	V _{I/O} =0 V	—	—	10	


Note) This parameter is sampled and is not 100 % tested.**AC Characteristics**

• AC test conditions

(V_{CC}=3.3 V±0.3 V, T_a=-25 to +85 °C)

• Test circuit

Item		Conditions
Input pulse high level		V _{IH} =2.2 V
Input pulse low level		V _{IL} =0.6 V
Input rise time		t _r =5 ns
Input fall time		t _f =5 ns
Input and output reference level		1.4 V
Output load conditions	-70LLX/85LLX	C _L *=30pF, 1TTL
	-10LLX	C _L *=100pF, 1TTL

* C_L includes scope and jig capacitances.

• Read cycle ($\overline{WE}$ ="H")

Item	Symbol	-70LLX		-85LLX		-10LLX		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle time	trc	70	—	85	—	100	—	ns
Address access time	tAA	—	70	—	85	—	100	
Chip enable access time ($\overline{CE}$)	tCO	—	70	—	85	—	100	
Output enable to output valid	toE	—	40	—	50	—	50	
Output hold from address change	toH	20	—	20	—	20	—	
Chip enable to output in low Z ($\overline{CE}$)	tLZ	10	—	10	—	10	—	
Output enable to output in low Z ($\overline{OE}$)	toLZ	5	—	10	—	10	—	
Chip disable to output in high Z ($\overline{CE}$)	tHZ*	—	30	—	35	—	35	
Output disable to output in high Z ($\overline{OE}$)	toHZ*	—	30	—	35	—	35	


* tHZ and toHZ are defined as the time required for outputs to turn to high impedance state and are not referred to as output voltage levels.

• Write cycle

Item	Symbol	-70LLX		-85LLX		-10LLX		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	tWC	70	—	85	—	100	—	ns
Address valid to end of write	tAW	60	—	80	—	80	—	
Chip enable to end of write	tCW	60	—	80	—	80	—	
Data to write time overlap	tdW	30	—	35	—	35	—	
Data hold from write time	tdH	0	—	0	—	0	—	
Write pulse width	tWP	55	—	60	—	60	—	
Address setup time	tAS	0	—	0	—	0	—	
Write recovery time ($\overline{WE}$)	tWR	0	—	0	—	0	—	
Write recovery time ($\overline{CE}$)	tWR1	0	—	0	—	0	—	
Output active from end of write	tOW	10	—	10	—	10	—	
Write to output in high Z	tWHZ*	—	30	—	35	—	35	

* tWHZ is defined as the time required for outputs to turn to high impedance state and is not referred to as output voltage level.

• Write cycle (2): CE control




Note)

- *1 Write is executed when both $\overline{CE}$ and $\overline{WE}$ are at low simultaneously.
- *2 Do not apply the data input voltage of the opposite phase to the output while I/O pin is in output condition.

Data Retention Waveform

- Low supply voltage data retention waveform



Data Retention Characteristics

(Ta = -25 to 85 °C)


Item	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Data retention voltage	V _{DR}	$\overline{CE} \geq V_{CC} - 0.2 \text{ V}$	2	—	3.6	V
Data retention current	I _{CCDR1}	V _{CC} = 3.0 V $\overline{CE} \geq 2.8 \text{ V}$	-25 to +85 °C	—	6	μA
			-25 to +70 °C	—	3	
			-25 to +40 °C	—	0.6	
			+25 °C	—	0.1	
	I _{CCDR2}	V _{CC} = 2.0 to 3.6 V $\overline{CE} \geq V_{CC} - 0.2 \text{ V}$	—	0.12*	7.0	
Data retention setup time	t _{CDRS}	Chip disable to data retention mode	0	—	—	ns
Recovery time	t _R		5	—	—	ms

*V_{CC} = 3.3 V, Ta = 25 °C

Package Outline Unit : mm

CXK5V8257BTM

28PIN TSOP (Plastic)



NOTE: Dimension "A" does not include mold protrusion.


SONY CODE	TSOP-28P-L01
EIAJ CODE	TSOP028-P-0000-A
JEDEC CODE	

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	0.3g

CXK5V8257BYM

28PIN TSOP (Plastic)



NOTE: Dimension "A" does not include mold protrusion.

SONY CODE	TSOP-28P-L01B
EIAJ CODE	TSOP028-P-0000-B
JEDEC CODE	


PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	0.3g

Package Outline Unit : mm

CXK5V8257BM

28PIN SOP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	SOP-28P-L33
EAU CODE	+SOP28P-P-0450
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.7g