### **FEATURES**

- Fast Access Times: 25/35/45 ns
- Standard 24-Pin, 300-mil DIP
- Space Saving 24-Pin, 300-mil SOJ
- JEDEC Standard Pinout
- Separate Data Input and Output
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- 2 V Data Retention

### **FUNCTIONAL DESCRIPTION**

The LH52251A is a high-speed 262,144 bit static RAM organized as  $256K \times 1$ . A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  reduces power to the chip when  $\overline{E}$  is HIGH. Standby power drops to its lowest level (IsB1) if  $\overline{E}$  is raised to within 0.2 V of Vcc.

Write cycles occur when both  $\overline{E}$  and Write Enable  $(\overline{W})$  are LOW. Data is transferred from the D pin to the memory location specified by the 18 address lines. The Q pin goes into a High-Impedance state during Write cycles, allowing the user to connect D and Q together if desired.

When  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH, a static Read of the memory location specified by the address lines will occur. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address.

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

### PIN CONNECTIONS




Figure 1. Pin Connections for DIP and SOJ Packages




Figure 2. LH52251A Block Diagram

# **TRUTH TABLE**

Ē	W	MODE	D	a	lcc		
Н	х	Not Selected	x	High-Z	Standby		
L	Н	Read	Х	Data Out	Active		
L	L	Write	Data In	High-Z	Active		

### NOTE:

X = Don't Care, L = LOW, H = HIGH

# PIN DESCRIPTIONS

PIN	DESCRIPTION		
A <sub>0</sub> – A <sub>17</sub>	Address Inputs		
D	Data Input		
Q	Data Output		
E	Chip Enable input		
W	Write Enable input		
Vcc	Positive Power Supply		
Vss	Ground		

# ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W
Operating Temperature	0 to 70°C

### NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Output should not be shorted for more than 30 seconds.

### **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5	5.0	5.5	٧
Vss	Supply Voltage	0		0	٧
VıL	Logic "0" Input Voltage 1	-0.5		0.8	٧
ViH	Logic "1" Input Voltage	2.2		Vcc + 0.5	٧

### NOTE:

### DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lcc1	Operating Current <sup>1</sup>	Output open, tcycle = 25 ns E = VIL, W = VIH or VIL			150	mA
lcc1	Operating Current <sup>1</sup>	Output open, tcycle = 35 ns E = VIL, W = VIH or VIL			120	mA
lcc1	Operating Current <sup>1</sup>	Output open, tcycLE = 45 ns E = VIL, W = VIH or VIL			100	mA
Is <sub>B1</sub>	Standby Current	Ē≥ Vcc - 0.2 V		0.1	1	mA
ISB2	Standby Current	Ē≥ V <sub>IH</sub> min			5	mA
lu	Input Leakage Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V	-2		2	μΑ
ILO	Output Leakage Current	$\frac{V_{\text{IN}} = 0 \text{ V to Vcc}, \text{ Vcc} = 5.5 \text{ V},}{\overline{E} = V_{\text{IH}}}$	-2		2	μА
Vон	Output High Voltage	I <sub>OH</sub> = -4.0 mA	2.4			>
VoL	Output Low Voltage	loL = 8.0 mA			0.4	٧
VDR	Data Retention Voltage	Ē≥Vcc - 0.2 V	2		5.5	٧
IDR	Data Retention Current	Vcc = 3 V, E ≥ Vcc - 0.2 V			250	μА

### NOTE:

4-86 SHARP

<sup>1.</sup> Negative undershoot of up to 3.0 V is permitted once per cycle.

<sup>1.</sup> Icc is dependent upon output loading and cycle rates. Specified values are with output open, operating at specified cycle times.

# **AC TEST CONDITIONS**

PARAMETER	RATING		
Input Pulse Levels	0 to 3 V		
Input Rise and Fall Times	5 ns		
Input and Output Timing Reference Levels	1.5 V		
Output Load, Timing Tests	Figure 3		

# CAPACITANCE 1,2

PARAMETER	RATING
C <sub>D</sub> (Input Capacitance)	5 pF
Co (Output Capacitance)	7 pF

### NOTES:

- Capacitances are maximum values at 25°C measured at 1.0MHz with V<sub>Bias</sub> = 0 V and V<sub>CC</sub> = 5.0 V.
- 2. Guaranteed but not tested.

# 480 OHMS Q OUTPUT 255 OHMS 30 pF • • INCLUDES JIG AND SCOPE CAPACITANCES 52251A-2

Figure 3. Output Load Circuit

# **DATA RETENTION TIMING**

 $\overline{E}$  must be held above the lesser of V<sub>IH</sub> or V<sub>CC</sub> - 0.2 V to assure proper operation when V<sub>CC</sub> < 4.5 V.  $\overline{E}$  must be V<sub>CC</sub> - 0.2 V or greater to meet I<sub>DR</sub> specification. All other inputs are "Don't Care."




Figure 4. Data Retention Timing

# AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION	-	-25		-35		-45	
SIMBOL	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
	READ CYCLE							
trc	Read Cycle Timing	25		35		45		ns
taa	Address Access Time		25		35		45	ns
tон	Output Hold from Address Change	3		3		3		ns
tea	E Low to Valid Data		25		35		45	ns
telz	E Low to Output Active 2,3	3		3		3		ns
tenz	E High to Output High-Z 2,3		12		15		20	ns
tpu	E Low to Power Up Time 3	0		0		0		ns
tPD	Ē High to Power Down Time <sup>3</sup>		25		35		45	ns
	WF	RITE CYCLE						
twc	Write Cycle Time	25		35		45		ns
tew	E Low to End of Write	20		30		40		ns
taw	Address Valid to End of Write	20		30		40		ns
tas	Address Setup	0		0		0		ns
tah	Address Hold	0		0		0		ns
twp	W Pulse Width	20		30		40		ns
tow	Input Data Setup Time	13		15		20		ns
tDH	Input Data Hold Time	0		0		0		ns
twnz	W Low to Output High-Z 2,3		10		10		15	ns
tw∟z	W High to Output Active 2,3	0		0		0		ns

### NOTES:

- 1. AC Electrical Characteristics measurements specified at "AC Test Conditions" levels.
- 2. Active output to High-Z and High-Z to active output tests specified for a ±200 mV transition from steady state levels into the test load.
- 3. Guaranteed but not tested.

### TIMING DIAGRAMS - READ CYCLE

### Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH, and  $\overline{E}$  is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of Q implies that Data Out is in the Low-Z state and the data may not be valid.

### Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid before  $\overline{E}$  goes LOW. Data Out is not specified to be valid until tea, but may become valid as soon as telz.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

## TIMING DIAGRAMS - WRITE CYCLE

Addresses must be stable during Write Cycles. The output will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW.

# Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  is LOW.

# Write Cycle No. 2 (E Controlled)

Data-out may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .




Figure 7. Write Cycle No. 1





Figure 8. Write Cycle No. 2

SHARP

# **ORDERING INFORMATION**



SHARP 4-91