

131,072-WORD X 8-BIT HIGH SPEED CMOS STATIC RAM

PRELIMINARY

DESCRIPTION

The CXK581120J is a high speed 1M-bit CMOS static RAM organized as a 131,072-word by 8-bit array. It operates at 12/15/20ns access time from a single 5V power supply, utilizing center-ground/power pin architecture.

FEATURES

- High speed, low power consumption:

	Access time (Max.)	Power consumption (Typ., Cycle = Min.)
CXK581120J- 12	12ns	690mW
CXK581120J- 15	15ns	550mW
CXK581120J-20	20ns	500mW

- Single +5V power supply
- Fully static memory. No clock or timing strobe required.
- Equal access and cycle time.
- Directly TTL compatible: All inputs and outputs.
- Common data input and output: three state output.
- Available in a 32 pin 400mil SOJ package.

CXK581120J
32 PIN SOJ
(PLASTIC)




FUNCTION

131,072-word x 8-bit Static RAM


PIN DESCRIPTION

SYMBOL	DESCRIPTION
A ₀ to A ₁₆	Address input
IO ₀ to IO ₇	Data input/output
E	Chip enable input
W	Write enable input
G	Output enable input
V _{CC}	+5V power supply
GND	Ground

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



ABSOLUTE MAXIMUM RATINGS(T_A = 25°C, GND = 0V)

ITEM	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	-0.5 to +7.0	V
Input voltage	V _{IN}	-0.5 to V _{CC} +0.5	V
Input and output voltage	V _{IO}	-0.5 to V _{CC} +0.5	V
Allowable power dissipation	P _D	1.0	W
Operating temperature	T _{OPR}	0 to +70	°C
Storage temperature	T _{STG}	-55 to +150	°C
Soldering temperature • time	T _{SOLDER}	260 • 10	°C • sec

TRUTH TABLE

MODE	$\overline{\text{E}}$	$\overline{\text{G}}$	$\overline{\text{W}}$	IO ₀₋₇	POWER
Not selected	H	X	X	Hi-Z	I _{SB1} , I _{SB2}
Output disable	L	H	H	Hi-Z	I _{CC}
Read	L	L	H	Data out	I _{CC}
Write	L	X	L	Data in	I _{CC}

Note: X = H OR L

DC RECOMMENDED OPERATING CONDITIONS(T_A = 0 to +70°C, GND = 0V)

ITEM		SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	-12/15	V _{CC}	4.75	5.0	5.25	V
	20		4.5	5.0	5.5	V
Input high voltage		V _{IH}	2.2	—	V _{CC} +0.3	V
Input low voltage		V _{IL}	-0.3	—	0.8	V

ELECTRICAL CHARACTERISTICS

• DC AND OPERATING CHARACTERISTICS

ITEM	SYMBOL	TEST CONDITIONS		MIN.	TYP*	MAX.	UNIT
Input leakage current	I_{LI}	$V_{IN} = \text{GND to } V_{CC}$		-1	—	1	μA
Output leakage current	I_{LO}	$V_{IO} = \text{GND to } V_{CC}$, $\bar{E} = V_{IH}$ or $\bar{G} = V_{IH}$ or $\bar{W} = V_{IL}$		-1	—	1	μA
Average operating current	I_{CC}	CYCLE = t_{MIN} DUTY = 100% $I_{OUT} = 0\text{mA}$ $\bar{E} = V_{IL}$ $V_{IN} = V_{IH}$ or V_{IL}	- 12	Write	—	250	mA
				Read	—	180	
			- 15	Write	—	220	
				Read	—	150	
			- 20	Write	—	200	
				Read	—	140	
Standby current	I_{SB1}	$\bar{E} \geq V_{CC}-0.2\text{V}$ $V_{IN} \geq V_{CC}-0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$		—	—	10	mA
	I_{SB2}	CYCLE = t_{MIN} , DUTY CYCLE = 100%, $\bar{E} = V_{IH}$, $V_{IN} = V_{IL}$ or V_{IH}		—	25	40	mA
Output high voltage	V_{OH}	$I_{OH} = -4.0\text{mA}$		2.4	—	—	V
Output low voltage	V_{OL}	$I_{OL} = 8.0\text{mA}$		—	—	0.4	V

* NOTE: $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$

I/O CAPACITANCE *

 $(T_A = 25^\circ\text{C}$, $f = 1\text{MHz})$


ITEM	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
Input capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	5	pF
Output capacitance	C_{IO}	$V_{IO} = 0\text{V}$	—	7	pF

* NOTE: This parameter is sampled and is not 100% tested

• AC CHARACTERISTICS AND TEST CONDITIONS ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$ *1)

ITEM	CONDITIONS
Input pulse high level	$V_{IH} = 3.0\text{V}$
Input pulse low level	$V_{IL} = 0\text{V}$
Input rise time	$t_R = 3\text{nS}$
Input fall time	$t_F = 3\text{nS}$
Input and output reference level	1.5V
Output load conditions	Figure 1

FIGURE 1

*1 $V_{CC} = 5\text{V} \pm 10\%$ for CXK581120J-17

*2 Including scope and jig capacitance

*3 For t_{LZ} , t_{HZ} , t_{OLZ} , t_{OLZ} , t_{OW} , t_{WHZ}

READ CYCLE

ITEM	SYMBOL	- 12		- 15		- 20		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read cycle time	t_{RC}	12	—	15	—	20	—	ns
Address access time	t_{AA}	—	12	—	15	—	20	ns
Chip enable access time	t_{CO}	—	12	—	15	—	20	ns
Output enable to output valid ($\bar{G}$)	t_{OE}	—	6	—	7	—	8	ns
Output hold from address change	t_{OH}	2	—	2	—	3	—	ns
Chip enable to output in low Z ($\bar{E}$)	t_{LZ}^*	3	—	3	—	3	—	ns
Output enable to output in low Z ($\bar{G}$)	t_{OLZ}^*	2	—	2	—	2	—	ns
Chip disable to output in high Z ($\bar{E}$)	t_{HZ}^*	—	6	—	7	—	8	ns
Output disable to output in high Z ($\bar{G}$)	t_{OHZ}^*	—	6	—	7	—	8	ns
Chip enable to power up time	t_{PU}	0	—	0	—	0	—	ns
Chip disable to power down time	t_{PD}	—	12	—	15	—	20	ns


WRITE CYCLE

ITEM	SYMBOL	- 12		- 15		- 20		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write cycle time	t_{WC}	12	—	15	—	20	—	ns
Address valid to end of write	t_{AW}	10	—	12	—	15	—	ns
Chip enable to end of write	t_{CW}	10	—	12	—	15	—	ns
Data to write time overlap	t_{DW}	6	—	8	—	12	—	ns
Data hold from write time	t_{DH}	0	—	0	—	0	—	ns
Write pulse width	t_{WP}	10	—	12	—	15	—	ns
Address setup time	t_{AS}	0	—	0	—	0	—	ns
Write recovery time	t_{WR}	0	—	0	—	0	—	ns
Output active from end of write	t_{OW}^*	3	—	3	—	3	—	ns
Write to output in high Z	t_{WHZ}^*	—	6	—	7	—	9	ns


* Transition is measured $\pm 200\text{mV}$ from steady voltage with specified loading in Fig. 1-(2). This parameter is sampled and is not 100% tested.

TIMING WAVEFORMS


- **READ CYCLE (1): $\overline{E} = \overline{G} = V_{IL}, \overline{W} = V_{IH}$**




- **READ CYCLE (2): $\overline{W} = V_{IH}$**



- **WRITE CYCLE (1): $\overline{W}$ CONTROL**



• WRITE CYCLE (2): $\overline{E}$ CONTROL



- Note:
- 1) Write occurs during the low overlap of $\overline{E}$ and $\overline{W}$.
 - 2) During $t_{WHZ}-t_{LZ}$, the I/O pins are in the output state during which data input signals of the opposite phase to the output must not be applied.