

CMOS SERIAL-TO-PARALLEL FIFO 2048 x 9-BIT

IDT72132 IDT72142

T-46-35 4096 x 9-BIT

FEATURES:

- 35ns parallel port access time, 45ns cycle time
- 50MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 8, 9, 16-18, and 32-36 bit using Flexshift™ serial input without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost Empty (1/8 from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-port zero fall-through architecture
- Retransmit capability in single device mode
- Produced with high-performance, low-power CEMOS™ technology
- Available in a 28-pin ceramic, plastic DIP and 32-pin plastic leaded chip carrier (PLCC) packages
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT72132/72142 are high-speed, low-power serial-toparallel FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72132/72142 can be configured with the IDTs parallel-to-serial FIFOs (IDT72131/72141) for bidirectional serial data buffering.

The FIFO has a serial input port and a 9-bit parallel output port. Wider and deeper serial-to-parallel data buffers can be built using multiple IDT72132/72142 chips. IDTs unique Flexshift serial expansion logic (SIX, NW) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8, 9, 16, and 32 bits. The IDT72132/142 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow The Almost-Full (7/8), Half-Full, and Almost conditions. Empty (1/8) flags signal memory utilization within the FIFO.

The IDT72132/72142 is fabricated using IDTs high-speed submicron CEMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



CEMOS and Flexishift are trademarks of integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1992

080-2030/3

01992 Integrated Device Technology, Inc.

5.8

MILITARY AND COMMERCIAL TEMPERATURE RANGES

N DES	CRIPTIONS			T-46-35
ymbol	Name	1/0	Description	

Symbol	Name	1/0	Description T-46-35
SI	Serial Input	ı	Serial data is shifted in least significant bit first. In the serial cascade mode, the Serial Input (SI) pins are tied together and SIX plus D7, D8 determine which device stores the data.
RS	Reset .	l	When RS is set low, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go high, and AEF, and EF go low. A reset is required before an initial WRITE after power-up. R must be high during an RS cycle.
NW	Next Write	1	To program the Serial In word width , connect NW with one of the Data Set pins (Dr, De).
SICP	Serial Input Clock	I	Serial data is read into the serial input register on the rising edge of SICP. In both Depth and Serial Word Width Expansion modes, all of the SICP pins are tied together.
Ŕ	Read	1	When READ is low, data can be read from the RAM array sequentially, independent of SICP. In order for READ to be active, EF must be high. When the FIFO is empty (EF-low), the internal READ operation is blocked and Qo-Qa are in a high impedance condition.
FL/RT	First Load/ Retransmit	_	This is a dual purpose input. In the single device configuration (XI grounded), activating retransmit (FURT-low) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. R must be high and SICP must be low before setting FURT low. Retransmit is not possible in depth expansion. In the depth expansion configuration, FURT grounded indicates the first activated device.
ΧĬ	Expansion In	_	In the single device configuration, \overline{XI} is grounded. In depth expansion or daisy chain expansion, \overline{XI} is connected to \overline{XO} (expansion out) of the previous device.
SIX	Serial Input Expansion	t	In the Expansion mode, the SIX pin of the least significant device is tied high. The SIX pin of all other devices is connected to the D7 or D8 pin of the previous device. For single device operation, SIX is tied high.
ŌĒ	Output Enable	i	When OE is set low, the parallel output buffers receive data from the RAM array. When OE is set high, parallel three state buffers inhibit data flow.
Qo-Qs	Output Data	0	Data outputs for 9-bit wide data.
FF	Full Flag	0	When FF goes low, the device is full and data must not be clocked by SICP. When FF is high, the device is not full. See the diagram on page 7 for more details.
ĒF	Empty Flag Almost-Full Flag	0	When EF goes low, the device is empty and further READ operations are inhibited. When EF is high, the device is not empty.
ĀĒĒ	Almost-Empty/ Half-Full Flag	Ø	When AEF is low, the device is empty to 1/8 full or 7/8 to completely full. When AEF is high, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/	0	This is a dual purpose output. In the single device configuration (XI grounded), the device is more than half full when HF is low. In the depth expansion configuration (XO connected to XI of the next device), a pulse is sent from XO to XI when the last location in the RAM array is filled.
D7, D8	Data Set	0	The appropriate Data Set pin (D7, Ds) is connected to NW to program the Serial in data word width. For example: D7 - NW programs a 8-bit word width, Ds - NW programs a 9-bit word width, etc.
Vcc	Power Supply		Single Power Supply of 5V.
GND	Ground	<u>L</u>	Three grounds at 0V.

2752 tbl 01

STATUS FLAGS

Number of W	ords in FIFO				
IDT72132	IDT72142	FF	AEF	HF	EF
0	0	Н	L	Н	L
1-255	1-511	Н	L	Н	Н
256-1024	512-2048	Н	Н	Н	Н
1025-1792	2049-3584	Н	Н	L	Н
1793-2047	3585-4095	Н	L	L	Н
2048	4096	L	L	L	Н


2752 tbl 02



MILITARY AND COMMERCIAL TEMPERATURE RANGES

PIN CONFIGURATIONS

T-46-35



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Blas	-55 to +125	-65 to +135	ŷ
Тэто	Storage Temperature	-55 to +125	-65 to +150	°C
lour	DC Output Current	50	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2752 tbl 05

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	ρF
Соит	Output Capacitance	Vout = 0V	12	рF

NOTE:

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vccм	Military Supply Voltage	4.5	5.0	5.5	٧
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
Vін	Input High Voltage Commercial	2.0	_	-	. V
VIH	Input High Voltage Military	2.2	-	-	·V
VIL ⁽¹⁾	Input Low Voltage	_	_	0.8	٧

NOTE:



DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		IDT72132/IDT72142 Commercial			IDT	•		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
(1)	Input Leakage Current (Any Input)	-1	-	1	-10	_	10	μА
lor ₍₅₎	Output Leakage Current	-10	-	10	-10	_	10	μА
Vон	Output Logic "1" Voltage, lo∪τ ≖ -2mA	2,4	_	_	2.4	-	_	٧
Vol	Output Logic "0" Voltage, louт = 8mA	_	-	0.4	_	_	0.4	٧
lcc1 ⁽³⁾	Power Supply Current		90	140	-	100	160	mA
ICC2 ⁽³⁾	Average Standby Current (R = RS = FL/RT = VIH) (SICP = VIL)	-	. 8	12		12	25	mA .
ICC3(L)(3,4)			_	2		 	4	mA
ICC3(S)(3,4)	Power Down Current	_	_	8:	-	T-	12	mA

NOTES:

Measurements with 0.4 ≤ Vin ≤ Vco. R ≤ Vit., 0.4 ≤ Vou⊤ ≤ Vco. Ico measurements are made with outputs open. RS = FURT = R = Vco -0.2V; SICP ≤ 0.2V; all other inputs ≥ Vcc -0.2V or ≤ 0.2V.

2752 tbl 06

^{1.} This parameter is sampled and not 100% tested.

^{1. 1.5}V undershoots are allowed for 10ns once per cycle,

AC ELECTRICAL CHARACTERISTICS

T-46-35

Commercial: Vcc = 5.0V ± 10%, TA = 0°C to +70°C; Military: Vcc = 5.0V ± 10%, TA = -55°C to +125°C)
--

Odminorsial. 400 = 0.04 ± 1076, 1X = 0 0 to 470		Commercial						
	•	·			itary		Com'l.	4
		IDT72132x35 IDT72142x35		IDT721		IDT72		
Symbol	Parameter			IDT721			142x50	┨
ts	Parameter Parallel Shift Frequency	Min.	Max.	Min.	Max.	Min.	Max.	Uni
tsicp	Serial-InShift Frequency	 	22.2		20		15	MH
	EL OUTPUT TIMINGS		50		50		40	MH
ta	Access Time	·	05	T				,
trr	Read Recovery Time		35	 -	40		50	ns
TRPW	Read Pulse Width	10		10		15		ns
	Read Cycle Time	35		40		50	<u> </u>	ns
tro	Read Pulse Low to Data Bus at Low Z ⁽¹⁾	45		50		65		ns
truz.	Read Pulse High to Data Bus at High Z ⁽¹⁾	5		5		10		ns
tanz		<u> </u>	20		25		30	ns
tov	Data Valid from Read Pulse High	5		5	<u> </u>	5		ns
toehz	Output Enable to High-Z (Disable)(1)		15		15		15	ns
toelz	Output Enable to Low-Z (Enable)(1)	5		5		5		ns
TAOE	Output Enable to Data Valid (Qo-s)		20	<u> </u>	20	<u> </u>	22	ns
	INPUT TIMINGS					r	,	т
tsis	Serial Data in Set-Up Time to SICP Rising Edge	12		12		15		ns
tsiH	Serial Data in Hold Time to SICP Rising Edge	Q		0		0		ns
tsix	SIX Set-Up Time to SICP Rising Edge	5		5		5		ns
tsicw	Serial-In Clock Width High/Low	8		8		10	<u> </u>	ns
FLAG TI								
tsicef	SICP Rising Edge (Last Bit - First Word) to EF High		45		50		65	ns
tsicff	SICP Rising Edge (Bit 1 - Last Word) to FF Low		30		35		40	ns
tsicf	SICP Rising Edge to HF, AEF		45		50		65	ns
trffsi	Recovery Time SICP After FF Goes High	15		15		15		ns
tref	Read Low to EF Low		30		35		45	ns
taff	Read High to FF High		30		35		45	ns
tar	Read High to Transitioning HF and AEF		45		50		65	ns
TRPE	Read Pulse Width After EF High	35		40		50		ns
RESETT	The state of the s							•
tasc	Reset Cycle Time	45		50		65		ns
tas	Reset Pulse Width	35		40	_	50		ns
tass	Reset Set-up Time	35	****	40		50		ns
tasa	Reset Recovery Time	10		10		15		ns
trsf1	Reset to EF and AEF Low		45		50		65	ns
tRSF2	Reset to HF and FF High		45	-	50	_	65	ns
TRSDL	Reset to D Low	20	-	20	_	35	-	ns
t POI	SICP Rising Edge to D	5	17	5	17	5	20	ns
RETRAN	ISMIT TIMINGS							
tatc	Retransmit Cycle Time	45		50		65	1	ns
trt	Retransmit Pulse Width	35		40	_	50		ns
tats	Retransmit Set-up Time	35	1	40		50	_	ns
t ATR	Retransmit Recovery Time	10		10		15		ns
DEPTH E	XPANSION MODE TIMINGS							
txol	Read/Write to XO Low	_	40	_	45	-	50	ns
txon	Read/Write to XO High	_	40		45	_	50	ns
. 7	XI Pulse Width	35	_	40	_	50		กร
txı								
txi txiri	XI Recovery Time	10	_	10	-	10	_	ns

MILITARY AND COMMERCIAL TEMPERATURE HANGES

AC ELECTRICAL CHARACTERISTICS (Continued)

T-46-35

(Commercial: $Vcc = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)


			Mi	litary and	Commerc	alai		I^{-}
			132x65	IDT721				1
Symbol	Parameter	Min.	142x65 Max,	IDT721 Min.	42x80 Max.		42x120	
ts	Parallel Shift Frequency		12.5	IVIIII.	10.	Min.	Max.	Un M⊦
tsoce	Serial-Out Shift Frequency		33	 	28		25	MF
	EL OUTPUT TIMINGS	Щ	1 33	<u> </u>	20		25	INIT
tA	Access Time		65	i	80	Τ'''	100	T
trr	Read Recovery Time	45			80		120	ns
tRPW	Read Pulse Width	15 65		20		20		ns
tro	Read Cycle Time			80		120		ns
	Read Pulse Low to Data Bus at Low Z ⁽¹⁾	80		100		140		ns
tRLZ		10		10		10		n:
tRHZ	Read Pulse Highto Data Bus at High Z ⁽¹⁾ Data Valid from Read Pulse High		30	<u> </u>	35		35	ns
tov		5		5	-	5		<u> n</u> :
toehz	Output Enable to High-Z (Disable)(1)		20		25	 -	30	l ns
toelz	Output Enable to Low-Z (Enable)(1)	5		5		5		n:
TACE	Output Enable to Data Valid (Qo-s)		25		30		35	n:
	INPUT TIMINGS	· · · · · · · · · · · · · · · · · · ·			,			
tsis	Serial Data in Set-Up Time to SICP Rising Edge	15		20		20		n
tsiH	Serial Data in Hold Time to SICP Rising Edge	0		5		5		n:
tsıx	SIX Set-Up Time to SICP Rising Edge	5		5	-	5		n:
tsicw	Serial-In Clock Width High/Low	10		15		15		n:
FLAG TI								
tsicef	SICP Rising Edge (Last Bit - First Word) to EF High		80		80		80	n
tsicff	SICP Rising Edge (Bit 1 - Last Word) to FF Low		50		60		60	n
tsicf	SICP Rising Edge to HF, AEF		80	_	80		80	n
trffsi	Recovery Time SICP After FF Goes High	15		20	-	20		n
tref	Read Low to EF Low	_	60		60		60	n
trff	Read High to FF High	_	60		60		60	ŋ
taf	Read High to Transitioning HF and AEF	1	80	1	100	—	140	n
TAPE	Read Pulse Width After EF High	65		80	_	120	_	n
RESET 1	rimings							
IRSC	Reset Cycle Time	80	-	100	_	140	_	n
tas	Reset Pulse Width	65		80		120	l —	n
trss	Reset Set-up Time	65	_	80		120		n
trsr	Reset Recovery Time	15	_	20		20	_	n
tRSF1	Reset to EF and AEF Low	-	80		100	_	140	n
IRSF2	Reset to HF and FF High	1	80		100	_	140	n
tasdl.	Reset to D Low	50	_	65		105		n
tpoi	SICP Rising Edge to D	5	25	5	30	5	35	n
RETRAN	ISMIT TIMINGS			·	·	<u> </u>		
trtc	Retransmit Cycle Time	80		100	_	140	I —	n
tat	Retransmit Pulse Width	65	_	80	_	120		n
tats	Retransmit Set-up Time	65		80		120		n
tata	Retransmit Recovery Time	15		20		20		T _n
	EXPANSION MODE TIMINGS		<u> </u>		Ļ		L	1
txoL	Read/Write to XO Low	_	65		80	Γ_	120	n
txon	Read/Write to XO High	 	65		80		120	T n
txi	XI Pulse Width	65		80		120	- <u> -</u> -	<u>"</u>
txir	XI Recovery Time	10		10	<u> </u>	10	<u> </u>	+-
txis	XI Set-up Time	15	 	15		15		l n



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1,5V
Output Reference Levels	1.5V
Output Load	See Figure A

2752 tbl 09



or equivalent circuit

Figure A. Output Load

Includies jig and scope capacitances

FUNCTIONAL DESCRIPTION

Serial Data Input


The serial data is input on the SI pin. The data is clocked in on the rising edge of SICP providing the Full Flag (FF) is not asserted. If the Full Flag is asserted then the next parallel data word is inhibited from moving into the RAM array. NOTE: SICP should not be clocked once the last bit of the last word has been shifted in, as indicated by $\overline{\text{NW}}$ high and $\overline{\text{FF}}$ low. If it is, then then the input data will be lost.

The serial word is shifted in Least Significant Bit first. Thus, when the FIFO is read, the Least Significant Bit will come out on Qo and the second bit is on Qt and so on. The serial word width must be programmed by connecting the appropriate Data Set line (D7, D8) to the NW input. The data set lines are taps off a digital delay line. Selecting one of these taps programs the width of the serial word to be written in.

Parallel Data Output

A read cycle is initiated on the falling edge of Read (\overline{R}) provided the Empty Flag is not set. The output data is accessed on a first-in/first-out basis, independent of the ongoing write operations. The data is available to after the falling edge of \overline{R} and the output bus Q goes into high impedance after \overline{R} goes HIGH.

Alternately, the user can access the FIFO by keeping \overline{R} LOW and enabling data on the bus by asserting Output Enable (\overline{OE}). When \overline{R} is LOW, the \overline{OE} signal enables data on the output bus. When \overline{R} is LOW and \overline{OE} is HIGH, the output bus is three-stated. When \overline{R} is HIGH, the output bus is disabled irrespective of \overline{OE} .



NOTE

1. Input bits are numbered 0 to n-1. D7 and De correspond to n=8 and n=9 respectively

Figure 1, Reset




Figure 2. Write Operation

NOTE:
1. Input bits are numbered 0 to n-1.




Figure 3. Read Operation





Figure 4. Output Enable Timings



NOTE:

1. SICP should not be clocked until FF goes high.

2,024)

Figure 5. Full Flag from Last Write to First Read




Figure 6. Empty Flag from Last Read to First Write





Figure 7. Empty Boundry Condition Timing



1. SICP should remain low until after FF goes high.

Figure 8. Full Boundry Condition Timing





Figure 9. Half Full, Almost Full and Almost Empty Timings



NOTE:
1. EF, AEF, HF and FF may change status during Retransmit, but flags will be valid at taxo.

Figure 10. Retransmit




Figure 11. Expansion-Out




Figure 12. Expansion-in

IDT72132, IDT72142

CMOS SERIAL-TO-PARALLEL FIFO 2048 x 9-BIT & 4096 x 9-BIT

OPERATING CONFIGURATIONS

Single Device Configuration

In the standalone case, the SIX line is tied HIGH and not used. On the first LOW-to-HIGH of the SICP clock, both of the

Data Set lines (D7, De) go low and a new serial word is started. The Data Set lines then go high on the equivalent SICP clock

pulse. This continues until the D line connected to NW goes high completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SICP.




Figure 13. Nine-Bit Word Single Device Configuration



TRUTH TABLES

TABLE 1: RESET AND RETRANSMIT -

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

	T	Inputs		Interne	Internal Status			
Mode	RS	FL/RT	ΧĪ	Read Pointer	Write Pointer	ĀĒF, ĒF	FF	HF
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	X	X
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	X	Х	X

NOTE:

NW

12

^{1.} Pointer will increment if appropriate flag is HIGH.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SIX line of the least significant device HIGH and the SIX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SICP, both the Data Set lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant.




Figure 14. Serial-in to Parallel-Out Data of 16 Bits

Depth Expansion (Daisy Chain) Mode

The IDT72132/42 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 15 demonstrates Depth Expansion using three IDT72132/42. Any depth can be attained by adding additional IDT72132/42 operates in the Depth Expansion configuration when the following conditions are met:

- 1. The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.
- The Expansion Out (\overline{XO}) pin and Expansion in (\overline{XI}) pin of each device must be tied together.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the OR-ing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite (FF) or (EF).
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.








TABLE 2: RESET AND FIRST LOAD TRUTH TABLE -DEPTH EXPANSION/COMPOUND EXPANSION MODE

Mode	Inputs			Internal Status		Outputs	
	RS	FL/RT	Χī	Read Pointer	Write Pointer	EF	FF
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	X	(1)	X	Х	X	Х

NOTES:

^{1.} \overline{X} is connected to \overline{XO} of the previous device.
2. \overline{RS} = Reset input, \overline{FURT} = First Load/Retransmit, \overline{EF} = Empty Flag Ouput, \overline{FF} = Full Flag Output, \overline{XI} = Expansion input.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION T-46-35 SERIAL DATA IN Vcc-SIX SI D7 SIX SI D7 SIX SI D7 $\overline{\text{NW}}$ ₩ $\overline{\text{NW}}$ SICP SICP SICP Ā प्रा प्रठ XI XO Q0-7 XI XO Vcc SIX SI D7 XO XI NW SIX SI D7 XO XI NW SIX SI D7 XO XI SERIAL INPUT CLOCK ΝW SICP SICP SICP R R Ã -READ Q0-7 Q0-7 Q0-7 Po-7 P8-15 P 16-23 2752 drw 19 PARALLEL DATA OUT

Figure 16. An 8K x 24 Serial-In, Parallel-Out FIFO Using Six IDT72142s