



**MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES**

BURST EDO DRAM MODULE

1, 2, 4 MEG x 64

8, 16, 32 MEGABYTE, 3.3V, BURST EDO

FEATURES

- 168-pin, dual-in-line memory module (DIMM)
- Buffered and non-buffered versions
- Burst EDO order, interleave or linear, programmed by executing WCBR cycle after initialization
- High-performance CMOS silicon-gate process
- Single +3.3V ±5% power supply
- All inputs and outputs are LVTTTL-compatible with 5V input/output tolerance
- Refresh modes: $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$ (CBR) or $\overline{\text{RAS}}$ ONLY
- 1,024-cycle refresh (10 row-, 10 column-addresses) [MT4LD(T)164 B(N)]
- 2,048-cycle refresh (11 row-, 10 column-addresses) [MT8LD264 B(N)]
- 2,048-cycle refresh (11 row-, 11 column-addresses) [MT16LD464 B(N)]
- Four cycle Extended Data-Out (EDO) burst accesses

OPTIONS

- Timing
 - 52ns access; 15ns cycle
 - 60ns access; 16.6ns cycle
 - 70ns access; 20ns cycle
- Components
 - SOJ
 - TSOP (1 Meg x 64 only)
- Packages
 - 168-pin DIMM (gold)
- Buffered Inputs
 - Buffered
 - Non-Buffered


MARKING

- 5
- 6
- 7
- D
- DT
- G
- B
- BN

KEY TIMING PARAMETERS

| SPEED | t _{RC} | t _{RAC} | t _{PC} | t _{AA} | t _{CAC} | t _{CAS} |
|-------|-----------------|------------------|-----------------|-----------------|------------------|------------------|
| -5 | 90ns | 52ns | 15ns | 25ns | 10ns | 5ns |
| -6 | 110ns | 60ns | 16.6ns | 28.2ns | 11.6ns | 5ns |
| -7 | 130ns | 70ns | 20ns | 35ns | 15ns | 5ns |

PIN ASSIGNMENT (Front View) 168-Pin DIMM



| PIN # | SYMBOL | PIN # | SYMBOL | PIN # | SYMBOL | PIN # | SYMBOL |
|-------|---------|-------|--------|-------|--------|-------|--------|
| 1 | Vss | 43 | Vss | 85 | Vss | 127 | Vss |
| 2 | DQ0 | 44 | OE2 | 86 | DQ32 | 128 | RFU |
| 3 | DQ1 | 45 | RAS2 | 87 | DQ33 | 129 | NC |
| 4 | DQ2 | 46 | CAS4 | 88 | DQ34 | 130 | CAS5 |
| 5 | DQ3 | 47 | CAS6 | 89 | DQ35 | 131 | CAS7 |
| 6 | Vcc | 48 | WE2 | 90 | Vcc | 132 | PDE |
| 7 | DQ4 | 49 | Vcc | 91 | DQ36 | 133 | Vcc |
| 8 | DQ5 | 50 | NC | 92 | DQ37 | 134 | NC |
| 9 | DQ6 | 51 | NC | 93 | DQ38 | 135 | NC |
| 10 | DQ7 | 52 | DQ16 | 94 | DQ39 | 136 | DQ48 |
| 11 | NC | 53 | DQ17 | 95 | NC | 137 | DQ49 |
| 12 | Vss | 54 | Vss | 96 | Vss | 138 | Vss |
| 13 | DQ8 | 55 | DQ18 | 97 | DQ40 | 139 | DQ50 |
| 14 | DQ9 | 56 | DQ19 | 98 | DQ41 | 140 | DQ51 |
| 15 | DQ10 | 57 | DQ20 | 99 | DQ42 | 141 | DQ52 |
| 16 | DQ11 | 58 | DQ21 | 100 | DQ43 | 142 | DQ53 |
| 17 | DQ12 | 59 | Vcc | 101 | DQ44 | 143 | Vcc |
| 18 | Vcc | 60 | DQ22 | 102 | Vcc | 144 | DQ54 |
| 19 | DQ13 | 61 | RFU | 103 | DQ45 | 145 | RFU |
| 20 | DQ14 | 62 | RFU | 104 | DQ46 | 146 | RFU |
| 21 | DQ15 | 63 | RFU | 105 | DQ47 | 147 | RFU |
| 22 | NC | 64 | RFU | 106 | NC | 148 | RFU |
| 23 | Vss | 65 | DQ23 | 107 | Vss | 149 | DQ55 |
| 24 | NC | 66 | NC | 108 | NC | 150 | NC |
| 25 | NC | 67 | DQ24 | 109 | NC | 151 | DQ56 |
| 26 | Vcc | 68 | Vss | 110 | Vcc | 152 | Vss |
| 27 | WE0 | 69 | DQ25 | 111 | RFU | 153 | DQ57 |
| 28 | CAS0 | 70 | DQ26 | 112 | CAST | 154 | DQ58 |
| 29 | CAS2 | 71 | DQ27 | 113 | CAS3 | 155 | DQ59 |
| 30 | RAS0 | 72 | DQ28 | 114 | NC | 156 | DQ60 |
| 31 | OE0 | 73 | Vcc | 115 | RFU | 157 | Vcc |
| 32 | Vss | 74 | DQ29 | 116 | Vss | 158 | DQ61 |
| 33 | A0 | 75 | DQ30 | 117 | A1 | 159 | DQ62 |
| 34 | A2 | 76 | DQ31 | 118 | A3 | 160 | DQ63 |
| 35 | A4 | 77 | NC | 119 | A5 | 161 | NC |
| 36 | A6 | 78 | Vss | 120 | A7 | 162 | Vss |
| 37 | A8 | 79 | PD1 | 121 | A9 | 163 | PD2 |
| 38 | NC*/A10 | 80 | PD3 | 122 | NC | 164 | PD4 |
| 39 | NC | 81 | PD5 | 123 | NC | 165 | PD6 |
| 40 | Vcc | 82 | PD7 | 124 | Vcc | 166 | PD8 |
| 41 | RFU | 83 | ID0 | 125 | RFU | 167 | ID1 |
| 42 | RFU | 84 | Vcc | 126 | B0 | 168 | Vcc |

*1 Meg x 64 version only

6111549 0013084 149



MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N) 1, 2, 4 MEG x 64 BURST EDO DRAM MODULES

VALID PART NUMBERS

| PART NUMBER | DESCRIPTION |
|------------------|--|
| MT4LD164G-xx B | 1 Meg x 64 Burst EDO, Buffered, SOJ |
| MT4LD164G-xx BN | 1 Meg x 64 Burst EDO, Non-buffered, SOJ |
| MT4LDT164G-xx B | 1 Meg x 64 Burst EDO, Buffered, TSOP |
| MT4LDT164G-xx BN | 1 Meg x 64 Burst EDO, Non-buffered, TSOP |
| MT8LD264G-xx B | 2 Meg x 64 Burst EDO, Buffered, SOJ |
| MT8LD264G-xx BN | 2 Meg x 64 Burst EDO, Non-buffered, SOJ |
| MT16LD464G-xx B | 4 Meg x 64 Burst EDO, Buffered, SOJ |
| MT16LD464G-xx BN | 4 Meg x 64 Burst EDO, Non-buffered, SOJ |

GENERAL DESCRIPTION

The MT4LD(T)164 B(N), MT8LD264 B(N) and MT16LD464 B(N) are randomly accessed 8MB, 16MB and 32MB solid-state memories organized in a x64 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20/21/22 address bits, which are entered 10/11 bits (A0/B0-A10) at $\overline{\text{RAS}}$ time and 10/11 bits (A0/B0-A10) at $\overline{\text{CAS}}$ time. Two copies of address 0 (A0 and B0) are defined to allow maximum performance for 4-byte applications which interleave between two 4-byte banks. A0 is common to the DRAMs used for DQ0-DQ31, while B0 is common to the DRAMs used for DQ32-DQ63.

These DIMMs are burst access DRAM modules in which all READ and WRITE cycles occur in bursts of four. The bursts wrap around on a 4-byte boundary. This means only the two least significant bits of the $\overline{\text{CAS}}$ address are modified internally to produce each address of the burst sequence. The burst type, interleave or linear, is determined by executing a WCBR cycle (CBR cycle with $\overline{\text{WE}}$ LOW), with address A0/B0 set to either HIGH or LOW. A0/B0 LOW will program the device to execute linear bursts, A0/B0 HIGH will program the bursts to be interleave. For future compatibility it is strongly recommended that the information (0010 000x_p) where x=A0/B0 is supplied on addresses A7-A0/B0 during the WCBR cycle. The WCBR

cycle must be followed by a $\overline{\text{RAS}}$ -ONLY or CBR REFRESH cycle to exit this programming mode.

A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input during the first $\overline{\text{CAS}}$ LOW pulse of the burst. During the burst cycle the $\overline{\text{WE}}$ input must remain constant for the burst to continue. Transition of the $\overline{\text{WE}}$ input during a burst signals the burst to terminate and place the outputs in a High-Z state. After a terminated burst, the next falling edge of $\overline{\text{CAS}}$ will start a new burst access at the address present on the external address bus.

During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{CAS}}$. $\overline{\text{WE}}$ must be LOW prior to $\overline{\text{CAS}}$ going LOW. This places the input/output pins in the High-Z state allowing the data-in (D) to be driven on the bus. $\overline{\text{WE}}$ must remain LOW during the burst operation for it to complete. $\overline{\text{WE}}$ going HIGH after ${}^t\text{WCH}$ from $\overline{\text{CAS}}$ LOW or before ${}^t\text{WCS}$ of the next $\overline{\text{CAS}}$ LOW terminates the burst operation and places the D/Q pins in the High-Z state.

During a READ cycle $\overline{\text{WE}}$ must be HIGH prior to $\overline{\text{CAS}}$ going LOW. $\overline{\text{WE}}$ must remain HIGH during the burst operation for it to complete. $\overline{\text{WE}}$ going LOW after ${}^t\text{RCH}$ from $\overline{\text{CAS}}$ LOW or before ${}^t\text{RCS}$ of the next $\overline{\text{CAS}}$ LOW terminates the burst operation and places the D/Q pins in the High-Z state.


Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates burst operations in the selected row, resets the burst counter, closes that row and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next access during the $\overline{\text{RAS}}$ HIGH time.

WORD AND BYTE WRITES


WORD WRITES on the x16 Burst EDO DRAM based module [MT4LD(T)164] require $\overline{\text{CAS}}_0$ with $\overline{\text{CAS}}_1$ and $\overline{\text{CAS}}_2$ with $\overline{\text{CAS}}_3$ skew considerations that are not required on modules employing x4 and x8 Burst EDO DRAMs. BYTE WRITES on the x16 based MT4LD(T)164 require special considerations when bursts are attempted. Refer to the MT4LC1M16H5 1 Meg x 16 Burst EDO DRAM data sheet for information on $\overline{\text{CAS}}$ to $\overline{\text{CAS}}$ skew requirements during WORD WRITE cycles and bursting BYTE WRITES.

6111549 0013085 085

**FUNCTIONAL BLOCK DIAGRAM
MT4LD164 BN (8MB)**



**FUNCTIONAL BLOCK DIAGRAM
MT4LD164 B (8MB)**




NOTE: 1. D = line buffers.




**MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES**

**FUNCTIONAL BLOCK DIAGRAM
MT8LD264 BN (16MB)**



U1-U8 = MT4LC2M8F4

**FUNCTIONAL BLOCK DIAGRAM
MT8LD264 B (16MB)**



U1-U8 = MT4LC2M8F4


NOTE: 1. D = line buffers.






**MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES**

**FUNCTIONAL BLOCK DIAGRAM
MT16LD464 BN (32MB)**



**FUNCTIONAL BLOCK DIAGRAM
MT16LD464 B (32MB)**



NOTE: 1. D = line buffers.




**MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES**
PIN DESCRIPTIONS

| PIN NUMBERS | SYMBOL | TYPE | DESCRIPTION |
|---|------------------------------------|--------------|--|
| 30, 45 | $\overline{RAS0}, \overline{RAS2}$ | Input | Row-Address Strobe: \overline{RAS} is used to clock-in the 10/11 row-address bits. Two \overline{RAS} inputs allow for one x64 bank or two x32 banks. |
| 28, 29, 46, 47, 112, 113, 130, 131 | $\overline{CAS0-7}$ | Input | Column-Address Strobe: \overline{CAS} is used to clock-in the 10/11 column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. Eight \overline{CAS} inputs allow byte access control for any memory bank configuration. |
| 27, 48 | $\overline{WE0}, \overline{WE2}$ | Input | Write Enable: \overline{WE} is the READ/WRITE control for the DQ pins. $\overline{WE0}$ controls DQ0-DQ31. $\overline{WE2}$ controls DQ32-DQ63. If \overline{WE} is LOW prior to \overline{CAS} going LOW, the access is an EARLY WRITE cycle. If \overline{WE} is HIGH while \overline{CAS} is LOW, the access is a READ cycle, provided \overline{OE} is also LOW. If \overline{WE} goes LOW after \overline{CAS} goes LOW, then the cycle is a LATE WRITE cycle. A LATE WRITE cycle is generally used in conjunction with a READ cycle to form a READ-MODIFY-WRITE cycle. |
| 31, 44 | $\overline{OE0}, \overline{OE2}$ | Input | Output Enable: \overline{OE} is the input/output control for the DQ pins. $\overline{OE0}$ controls DQ0-DQ31. $\overline{OE2}$ controls DQ32-DQ63. These signals may be driven, allowing LATE WRITE cycles. |
| 33-38, 117-121, 126 | A0-A10, B0 | Input | Address Inputs: These inputs are multiplexed and clocked by \overline{RAS} and \overline{CAS} . A0 is common to the DRAMs used for DQ0-DQ31, while B0 is common to the DRAMs used for DQ32-DQ63. |
| 2-5, 7-10, 13-17, 19-21, 52-53, 55-58, 60, 65, 67, 69-72, 74-76, 86-89, 91-94, 97-101, 103-105, 136-137, 139-142, 144, 149, 151, 153-156, 158-160 | DQ0-DQ63 | Input/Output | Data I/O: For WRITE cycles, DQ0-DQ63 act as inputs to the addressed DRAM location. BYTE WRITES may be performed by using the corresponding \overline{CAS} select (x64 mode only). For READ access cycles, DQ0-DQ63 act as outputs for the addressed DRAM location. |
| 79-82, 163-166 | PD1-PD8 | Output | Presence-Detect: These pins are read by the host system and tell the system the DIMM's personality. They will be either (1): NC (non-buffered) or driven to V_{OH} (buffered) or (0): V_{SS} (non-buffered) or driven to V_{OL} (buffered). |
| 41-42, 61-64, 111, 115, 125, 128, 145-148 | RFU | — | RFU: These pins should be left unconnected (reserved for future use). |
| 6, 18, 26, 40, 49, 59, 73, 84, 90, 102, 110, 124, 133, 143, 157, 168 | Vcc | Supply | Power Supply: +3.3V \pm 5% |
| 1, 12, 23, 32, 43, 54, 68, 78, 85, 96, 107, 116, 127, 138, 152, 162 | Vss | Supply | Ground |

6111549 0013089 720


**MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES**
PIN DESCRIPTIONS (continued)

| PIN NUMBERS | SYMBOL | TYPE | DESCRIPTION |
|---|------------------|--------|--|
| 83, 167 | ID0, ID1 | Output | ID bits: ID0 = DIMM type. ID1 = Refresh Mode. These pins will be either left floating (NC) or they will be grounded (Vss). |
| 132 | \overline{PDE} | Input | Presence-Detect Enable: \overline{PDE} is the READ control for the buffered presence-detect pins. (B version only.) |
| 11, 22, 24-25, 38-39, 50-51, 66, 77, 95, 106, 108-109, 114, 122-123, 129, 134-135, 150, 161 | NC | — | No connect. |

EDO BURST MODE TRUTH TABLE

| PRESENT STATE | RESULTING STATE | \overline{RAS} | \overline{CAS} | \overline{WE} | \overline{OE} | ADDRESSES | | DATA |
|---------------|--------------------------------|------------------|------------------|-----------------|-----------------|-----------------|--------|----------|
| | | | | | | Row | Column | DQ0-63 |
| Any | Idle | L→H | H | X | X | X | X | High-Z |
| Idle | Row Open | H→L | H | X | X | ROW | X | High-Z |
| Idle | CBR REFRESH | H→L | L | H | X | X | X | High-Z |
| Row Open | \overline{RAS} -ONLY REFRESH | L | H | X | X | ROW | X | High-Z |
| Row Open | READ burst | L | H→L | H | L | X | COL | Data-Out |
| Row Open | WRITE burst | L | H→L | L | X | X | COL | Data-In |
| READ burst | TERMINATE READ burst | L | H | H→L | X | X | X | High-Z |
| WRITE burst | TERMINATE WRITE burst | L | H | L→H | X | X | X | High-Z |
| Idle | PROGRAM burst type | H→L | L | L | X | A0 ¹ | X | High-Z |
| PROGRAM | EXIT PROGRAM MODE | H→L | L | H | X | X | X | High-Z |
| PROGRAM | EXIT PROGRAM MODE | L | H | X | X | ROW | X | High-Z |

NOTE: 1. A WCBR cycle determines the burst sequence. A0/B0=LOW sets the burst sequence to linear, A0/B0=HIGH set the burst sequence to interleave. A8 through A10 are "don't cares." A7-A0/B0 should contain the sequence (0010 000x_b where x=A0/B0) to ensure future compatibility. A refresh cycle (\overline{RAS} ONLY or CBR) must follow the WCBR cycle to exit the programming mode.

6111549 0013090 442


**MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES**
INTERLEAVE BURST SEQUENCE TABLE

| OPERATION | ADDRESSES USED | | |
|---|--------------------|----------------------------|-------------------------------|
| | A9 - A2 | A1 | A0/B0 |
| First access, register external CAS address | A9 - A2 | A1 | A0/B0 |
| Second access, (first burst address) | registered A9 - A2 | registered A1 | registered $\overline{A0/B0}$ |
| Third access (second burst address) | registered A9 - A2 | registered $\overline{A1}$ | registered A0/B0 |
| Fourth access (third burst address) | registered A9 - A2 | registered $\overline{A1}$ | registered $\overline{A0/B0}$ |

INTERLEAVE BURST ADDRESS TABLE

| FIRST ADDRESS | SECOND ADDRESS | THIRD ADDRESS | FOURTH ADDRESS |
|---------------|----------------|---------------|----------------|
| X...X00 | X..X01 | X..X10 | X..X11 |
| X..X01 | X..X00 | X..X11 | X..X10 |
| X..X10 | X..X11 | X..X00 | X..X01 |
| X..X11 | X..X10 | X..X01 | X..X00 |

LINEAR BURST ADDRESS TABLE

| FIRST ADDRESS | SECOND ADDRESS | THIRD ADDRESS | FOURTH ADDRESS |
|---------------|----------------|---------------|----------------|
| X...X00 | X..X01 | X..X10 | X..X11 |
| X..X01 | X..X10 | X..X11 | X..X00 |
| X..X10 | X..X11 | X..X00 | X..X01 |
| X..X11 | X..X00 | X..X01 | X..X10 |

■ 6111549 0013091 389 ■



**MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES**

PRESENCE-DETECT TRUTH TABLE

| CHARACTERISTICS | | | | | PRESENCE-DETECT PIN (PDx) | | | | | | | |
|---------------------------|---------------------|----------------------|-----|-----|---------------------------|---|---|---|---|---|---|---|
| Module Density | Module Organization | Row/Column Addresses | ID0 | ID1 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| • 1MB | 1 Meg x 64/72 | 10/10 | | | 0 | 0 | 1 | 0 | | | | |
| • 2MB | 2 Meg x 64/72 | 11/10 | | | 1 | 0 | 0 | 1 | | | | |
| • 4MB | 4 Meg x 64/72 | 12*/11* | | | 1 | 1 | 0 | 1 | | | | |
| Page Mode | | EDO / BEDO | | | | | | | 1 | | | |
| Access Timing | | 70ns | | | | | | | | 0 | 1 | |
| | | 60ns | | | | | | | | 1 | 1 | |
| | | 50ns | | | | | | | | 0 | 0 | |
| Refresh Control | | Standard | | Vss | | | | | | | | |
| Data Width, Parity | | x64, No Parity | Vss | | | | | | | | | 1 |

NOTE: Vss = ground; 0 = Vss (non-buffered) or driven to VoL (buffered); 1 = NC (non-buffered) or driven to VoH (buffered).
 * This addressing includes a redundant address to allow mixing of 12/10 and 11/11 DRAMs with the same presence-detect setting. The MT16LD464 B(N) uses 11/11 DRAMs.

CAPACITANCE

| PARAMETER | SYM | MAX | | | | | | UNITS | NOTES |
|---|-----|--------------|------|------|----------|------|------|-------|-------|
| | | NON-BUFFERED | | | BUFFERED | | | | |
| | | 8MB | 16MB | 32MB | 8MB | 16MB | 32MB | | |
| Input Capacitance: A1-A10 | Ci1 | 26 | 46 | 86 | 9 | 9 | 9 | pF | 3 |
| Input Capacitance: WE0, WE2, OE0, OE2, A0, B0 | Ci2 | 14 | 24 | 44 | 9 | 9 | 9 | pF | 3 |
| Input Capacitance: RAS0, RAS2 | Ci3 | 16 | 28 | 52 | 16 | 28 | 52 | pF | 3 |
| Input Capacitance: CAS0 - CAS7 | Ci4 | 8 | 8 | 12 | 9 | 9 | 9 | pF | 3 |
| Input/Output Capacitance: DQ0-DQ63 | Cio | 10 | 10 | 10 | 10 | 10 | 10 | pF | 3 |



**MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES**

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any I/O Pin Relative to V_{ss} -1V to +4.6V
 Voltage on Inputs, NC or I/O pins
 Relative to V_{ss} -1V to +5.5V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 10W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1) (V_{cc} = +3.3V ±5%)

| PARAMETER/CONDITION | SYMBOL | MIN | MAX | UNITS | NOTES |
|---|-----------------|-----------------|------|-------|-------|
| Supply Voltage | V _{cc} | 3.13 | 3.47 | V | |
| Input High (Logic 1) Voltage, all inputs | V _{IH} | 2.0 | 5.5 | V | 2 |
| Input Low (Logic 0) Voltage, all inputs | V _{IL} | -1.0 | 0.8 | V | 2 |
| INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input | CAS0-CAS7 | I _{I1} | -4 | 4 | μA |
| | A1-A10 | I _{I2} | -32 | 32 | μA |
| | WE0,2,OE0,2 | I _{I3} | -16 | 16 | μA |
| | RAS0,2, A,B0 | I _{I4} | -16 | 16 | μA |
| OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input | DQ0-DQ63 | I _{OZ} | -10 | 10 | μA |
| OUTPUT LEVELS Output High Voltage (I _{OUT} = -2mA) Output Low Voltage (I _{OUT} = 2mA) | V _{OH} | 2.4 | | V | |
| | V _{OL} | | 0.4 | V | |

| PARAMETER/CONDITION | SYM | SIZE | MAX | | | UNITS | NOTES |
|--|------------------|------|-------|-------|-------|-------|-------|
| | | | -5 | -6 | -7 | | |
| STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$) | I _{cc1} | 8MB | 8 | 8 | 8 | mA | |
| | | 16MB | 16 | 16 | 16 | | |
| | | 32MB | 32 | 32 | 32 | | |
| STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{cc} - 0.2V$) | I _{cc2} | 8MB | 2 | 2 | 2 | mA | |
| | | 16MB | 4 | 4 | 4 | | |
| | | 32MB | 8 | 8 | 8 | | |
| OPERATING CURRENT: Closed Row Burst READ/WRITE Average power supply current; (t _{PC} = t _{PC} [MIN]); 50% duty cycle on \overline{RAS} ; Open Row, four Cycle Burst, Close Row) | I _{cc3} | 8MB | 600 | 560 | 520 | mA | 5 |
| | | 16MB | 880 | 800 | 720 | | |
| | | 32MB | 1,760 | 1,600 | 1,440 | | |
| OPERATING CURRENT: Open Row Burst READ/WRITE Average power supply current (Alternating four cycle burst followed by four cycles of inactivity; t _{PC} = t _{PC} [MIN]) | I _{cc4} | 8MB | 440 | 400 | 360 | mA | 5 |
| | | 16MB | 1,040 | 960 | 880 | | |
| | | 32MB | 2,080 | 1,920 | 1,760 | | |
| REFRESH CURRENT: \overline{RAS} ONLY Average power supply current $\overline{CAS} = V_{IH}$; t _{RAS} = t _{RAS} [MIN]; t _{RP} = t _{RP} [MIN]) | I _{cc5} | 8MB | 760 | 720 | 640 | mA | 4 |
| | | 16MB | 1,200 | 1,120 | 1,040 | | |
| | | 32MB | 2,400 | 2,240 | 2,080 | | |
| REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Cycling: t _{RAS} = t _{RAS} [MIN]; t _{RP} = t _{RP} [MIN]) | I _{cc6} | 8MB | 680 | 640 | 600 | mA | 4, 6 |
| | | 16MB | 1,200 | 1,120 | 1,040 | | |
| | | 32MB | 2,400 | 2,240 | 2,080 | | |





MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N) 1, 2, 4 MEG x 64 BURST EDO DRAM MODULES

NON-BUFFERED (BN) VERSION

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 7, 8, 9, 10, 15) ($V_{CC} = +3.3V \pm 5\%$)

| AC CHARACTERISTICS - NON-BUFFERED | | -5 | | -6 | | -7 | | | |
|--|------------|-----|---------|------|---------|-----|---------|-------|--------|
| PARAMETER | SYM | MIN | MAX | MIN | MAX | MIN | MAX | UNITS | NOTES |
| Access time from \overline{CAS} | t_{AA} | | 25 | | 28.2 | | 35 | ns | 12 |
| Column-address setup time | t_{ASC} | 1.5 | | 1.5 | | 1.5 | | ns | |
| Row-address setup time | t_{ASR} | 1.5 | | 1.5 | | 1.5 | | ns | |
| Burst terminate hold time | t_{BTH} | 3 | | 3 | | 3 | | ns | |
| Output disable from burst terminate | t_{BTHZ} | 7 | 13 | 7 | 13 | 7 | 13 | ns | 13, 16 |
| Access time from \overline{CAS} | t_{CAC} | | 10 | | 11.6 | | 15 | ns | |
| Column-address hold time | t_{CAH} | 8.5 | | 8.5 | | 8.5 | | ns | |
| \overline{CAS} pulse width | t_{CAS} | 5 | 10,000 | 5 | 10,000 | 5 | 10,000 | ns | |
| CAS_0 and CAS_1 or CAS_2 and CAS_3 , etc. Coincident HIGH time | t_{CCH} | 5 | | 5 | | 5 | | ns | 25 |
| \overline{CAS} hold time (CBR or WCBR) | t_{CHR} | 15 | | 15 | | 15 | | ns | 6 |
| \overline{CAS} to output in Low-Z | t_{CLZ} | 3 | | 3 | | 3 | | ns | 13 |
| Data Hold time from \overline{CAS} LOW | t_{COH} | 3 | | 3 | | 3 | | ns | |
| \overline{CAS} precharge time | t_{CP} | 5 | | 5 | | 5 | | ns | |
| \overline{CAS} precharge time (CBR or WCBR) | t_{CPN} | 10 | | 10 | | 10 | | ns | |
| \overline{CAS} to \overline{RAS} precharge time | t_{CRP} | 10 | | 10 | | 10 | | ns | |
| \overline{CAS} LOW to \overline{RAS} HIGH (WRITE only) | t_{CRW} | 15 | | 16.6 | | 20 | | ns | |
| Skew between CAS_0 and CAS_1 or CAS_2 and CAS_3 , etc. (WRITE only) | t_{CSK} | | 2 | | 2 | | 2 | ns | 26 |
| \overline{CAS} setup time (CBR or WCBR) | t_{CSR} | 10 | | 10 | | 10 | | ns | 6 |
| Data-in hold time | t_{DH} | 5 | | 5 | | 5 | | ns | |
| Data-in setup time | t_{DS} | 3 | | 3 | | 3 | | ns | |
| Output Disable | t_{OD} | 4 | 10 | 4 | 10 | 4 | 15 | ns | 13 |
| Output Enable access time | t_{OEA} | | 10 | | 12 | | 15 | ns | |
| Output Enable hold (only near \overline{CAS}) | t_{OEH} | 5 | | 5 | | 5 | | ns | |
| \overline{OE} to output in Low-Z | t_{OELZ} | 3 | | 3 | | 3 | | ns | 13 |
| \overline{OE} HIGH pulse width | t_{OEP} | 10 | | 10 | | 10 | | ns | |
| Output Enable setup (only near \overline{CAS}) | t_{OES} | 3 | | 3 | | 3 | | ns | |
| Output buffer turn-off delay | t_{OFF} | 4 | 10 | 4 | 10 | 4 | 15 | ns | 13 |
| Burst EDO cycle time | t_{PC} | 15 | | 16.6 | | 20 | | | |
| Access time from \overline{RAS} | t_{RAC} | | 52 | | 60 | | 70 | ns | |
| Row-address hold time | t_{RAH} | 8.5 | | 8.5 | | 8.5 | | ns | |
| \overline{RAS} pulse width | t_{RAS} | 50 | 125,000 | 60 | 125,000 | 70 | 125,000 | ns | |
| Random Read or Write cycle time | t_{RC} | 90 | | 110 | | 130 | | | |
| \overline{RAS} to \overline{CAS} delay time | t_{RCD1} | 15 | | 16.6 | | 20 | | ns | |
| \overline{RAS} to \overline{CAS} delay time | t_{RCD2} | 40 | | 46.6 | | 55 | | ns | |
| Read command hold time | t_{RCH} | 5 | | 5 | | 5 | | ns | |
| Read command setup time | t_{RCS} | 3 | | 4 | | 5 | | ns | |
| Refresh period (1,024 cycles) | t_{REF} | | 16 | | 16 | | 16 | ms | |
| Refresh period (2,048 cycles) | t_{REF} | | 32 | | 32 | | 32 | ms | |


**MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES**
NON-BUFFERED (BN) VERSION
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 7, 8, 9, 10, 15) ($V_{CC} = +3.3V \pm 5\%$)

| AC CHARACTERISTICS - NON-BUFFERED | | -5 | | -6 | | -7 | | | |
|--|-----------|-----|-----|-----|-----|-----|-----|-------|--------|
| PARAMETER | SYM | MIN | MAX | MIN | MAX | MIN | MAX | UNITS | NOTES |
| RAS precharge time | t_{RP} | 30 | | 40 | | 50 | | ns | |
| RAS to CAS precharge time | t_{RPC} | 5 | | 5 | | 5 | | ns | |
| RAS hold time | t_{RSH} | 0 | | 0 | | 0 | | ns | |
| Transition time (rise or fall) | t_T | 1.5 | 50 | 1.5 | 50 | 1.5 | 50 | ns | |
| Burst Terminate pulse width | t_{TP} | 6 | | 6 | | 8 | | ns | 14 |
| Write command hold time | t_{WCH} | 5 | | 5 | | 5 | | ns | |
| \overline{WE} command setup time | t_{WCS} | 3 | | 4 | | 5 | | ns | |
| Output Disable from \overline{WE} LOW | t_{WHZ} | 4 | 10 | 4 | 10 | 4 | 15 | ns | 13, 16 |
| \overline{WE} hold time (CBR or WCBR) | t_{WRH} | 10 | | 10 | | 10 | | ns | |
| \overline{WE} setup time (CBR or WCBR) | t_{WRP} | 10 | | 10 | | 10 | | ns | |



MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N) 1, 2, 4 MEG x 64 BURST EDO DRAM MODULES

BUFFERED (B) VERSION ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 7, 8, 9, 10, 15) ($V_{CC} = +3.3V \pm 5\%$)

| AC CHARACTERISTICS - BUFFERED | | -5 | | -6 | | -7 | | | |
|--|-------------|------|---------|------|---------|------|---------|-------|----------|
| PARAMETER | SYM | MIN | MAX | MIN | MAX | MIN | MAX | UNITS | NOTES |
| Access time from \overline{CAS} | t_{AA} | | 30 | | 33.2 | | 40 | ns | 12, 19 |
| Column-address setup time | t_{ASC} | 3.5 | | 3.5 | | 3.5 | | ns | 17 |
| Row-address setup time | t_{ASR} | 6.5 | | 6.5 | | 6.5 | | ns | 19 |
| Burst terminate hold time | t_{BTH} | 3 | | 3 | | 3 | | ns | |
| Output disable from burst terminate | t_{BTHZ} | 9 | 18 | 9 | 18 | 9 | 18 | ns | 13,16,21 |
| Access time from \overline{CAS} | t_{CAC} | | 15 | | 16.6 | | 20 | ns | 19 |
| Column-address hold time | t_{CAH} | 13.5 | | 13.5 | | 13.5 | | ns | 19 |
| \overline{CAS} pulse width | t_{CAS} | 5 | 10,000 | 5 | 10,000 | 5 | 10,000 | ns | |
| $\overline{CAS0}$ and $\overline{CAS1}$ or $\overline{CAS2}$ and $\overline{CAS3}$, etc. Coincident HIGH time | t_{CCH} | 5 | | 5 | | 5 | | ns | 25 |
| \overline{CAS} hold time (CBR or WCBR) | t_{CHR} | 13 | | 13 | | 13 | | ns | 6, 18 |
| \overline{CAS} to output in Low-Z | t_{CLZ} | 5 | | 5 | | 5 | | ns | 13, 17 |
| Data Hold time from \overline{CAS} LOW | t_{COH} | 5 | | 5 | | 5 | | ns | 17 |
| \overline{CAS} precharge time | t_{CP} | 5 | | 5 | | 5 | | ns | |
| \overline{CAS} precharge time (CBR or WCBR) | t_{CPN} | 10 | | 10 | | 10 | | ns | |
| \overline{CAS} to \overline{RAS} precharge time | t_{CRP} | 15 | | 15 | | 15 | | ns | 19 |
| \overline{CAS} LOW to \overline{RAS} HIGH (WRITE only) | t_{CRW} | 15 | | 16.6 | | 20 | | ns | |
| Skew between $\overline{CAS0}$ and $\overline{CAS1}$ or $\overline{CAS2}$ and $\overline{CAS3}$, etc. (WRITE only) | t_{CSK} | | 2 | | 2 | | 2 | ns | 26 |
| \overline{CAS} setup time (CBR or WCBR) | t_{CSR} | 12 | | 12 | | 12 | | ns | 6,17 |
| Data-in hold time | t_{DH} | 10 | | 10 | | 10 | | ns | 19 |
| Data-in setup time | t_{DS} | 1 | | 1 | | 1 | | ns | 18 |
| Output Disable | t_{OD} | 4 | 10 | 4 | 10 | 4 | 15 | ns | 13 |
| Output Enable access time | t_{OEA} | | 15 | | 17 | | 20 | ns | 19 |
| Output Enable hold (only near \overline{CAS}) | t_{OEH} | 3 | | 3 | | 3 | | ns | 18 |
| \overline{OE} to output in Low-Z | t_{OELZ} | 8 | | 8 | | 8 | | ns | 13, 19 |
| \overline{OE} HIGH pulse width | t_{OEP} | 10 | | 10 | | 10 | | ns | |
| Output Enable setup (only near \overline{CAS}) | t_{OES} | 3 | | 3 | | 3 | | ns | |
| Output buffer turn-off delay | t_{OFF} | 6 | 15 | 6 | 15 | 6 | 20 | ns | 13, 21 |
| Burst EDO cycle time | t_{PC} | 15 | | 16.6 | | 20 | | ns | |
| \overline{PDE} to valid presence-detect data | t_{PD} | | 10 | | 10 | | 10 | ns | 22 |
| \overline{PDE} inactive to presence-detect inactive | t_{PDOFF} | 2 | | 2 | | 2 | | ns | 23 |
| Access time from \overline{RAS} | t_{RAC} | | 52 | | 60 | | 70 | ns | |
| Row-address hold time | t_{RAH} | 6.5 | | 6.5 | | 6.5 | | ns | 18 |
| \overline{RAS} pulse width | t_{RAS} | 50 | 125,000 | 60 | 125,000 | 70 | 125,000 | ns | |
| Random Read or Write cycle time | t_{RC} | 90 | | 110 | | 130 | | ns | |
| \overline{RAS} to \overline{CAS} delay time | t_{RCD1} | 13 | | 14.6 | | 18 | | ns | 18 |
| \overline{RAS} to \overline{CAS} delay time | t_{RCD2} | 38 | | 44.6 | | 53 | | ns | 18 |
| Read command hold time | t_{RCH} | 7 | | 7 | | 7 | | ns | 17 |
| Read command setup time | t_{RCS} | 5 | | 6 | | 7 | | ns | 17 |
| Refresh period (1,024 cycles) | t_{REF} | | 16 | | 16 | | 16 | ms | |
| Refresh period (2,048 cycles) | t_{REF} | | 32 | | 32 | | 32 | ms | |



**MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES**
BUFFERED (B) VERSION
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 7, 8, 9, 10, 15) ($V_{CC} = +3.3V \pm 5\%$)

| AC CHARACTERISTICS - BUFFERED | | -5 | | -6 | | -7 | | | |
|--------------------------------|-----------|-----|-----|-----|-----|-----|-----|-------|----------|
| PARAMETER | SYM | MIN | MAX | MIN | MAX | MIN | MAX | UNITS | NOTES |
| RAS precharge time | t_{RP} | 30 | | 40 | | 50 | | ns | |
| RAS to CAS precharge time | t_{RPC} | 5 | | 5 | | 5 | | ns | |
| RAS hold time | t_{RSH} | 5 | | 5 | | 5 | | ns | 19 |
| Transition time (rise or fall) | t_T | 1.5 | 50 | 1.5 | 50 | 1.5 | 50 | ns | |
| Burst Terminate pulse width | t_{TP} | 6 | | 6 | | 8 | | ns | 14 |
| Write command hold time | t_{WCH} | 10 | | 10 | | 10 | | ns | 19 |
| WE command setup time | t_{WCS} | 5 | | 6 | | 7 | | ns | 17 |
| Output Disable from WE LOW | t_{WHZ} | 6 | 15 | 6 | 15 | 6 | 20 | ns | 13,16,21 |
| WE hold time (CBR or WCBR) | t_{WRH} | 8 | | 8 | | 8 | | ns | 18 |
| WE setup time (CBR or WCBR) | t_{WRP} | 12 | | 12 | | 12 | | ns | 17 |

6111549 0013097 8T7

Input timing waveform:



Output timing waveform:



Figure 1
TIMING SPECIFICATIONS




Figure 3
AC TIMING OUTPUT LOAD EQUIVALENT




Figure 2
HIGH-Z OUTPUT LOAD




Figure 4
OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to V_{SS}.
2. Input Power-up: V_{IH} ≤ +5.5V and V_{CC} ≤ +3.13V for t ≤ 200ms.
3. This parameter is sampled. V_{CC} = 3.3V ±5%; f = 1 MHz.
4. I_{CC} is dependent on cycle rates.
5. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum t_{PC} and 50 percent duty cycle. The outputs are open.
6. Enables on-chip refresh and address counters.
7. Initialization consists of an initial pause of 100μs after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH). This sequence must be executed before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded. A WCBR cycle must be executed to initialize the burst type, interleave or linear followed by a RAS-ONLY or CBR REFRESH cycle.
8. AC characteristics assume t_T = 1.5ns.
9. All output timings are referenced to 1.5V and all input timings are referenced to 1.5V, unless otherwise specified. Inputs must be driven to the appropriate voltage levels indicated by the corresponding timing diagrams when AC specifications are measured, as shown in Figure 1.
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. NC pins are assumed to be left floating and are not tested for leakage.
12. t_{AA} is a calculated specification which is the sum of t_{PC} and t_{CAC}.
13. Output loading is specified with C_L = 5pF as in Figure 2. Transition is measured ±200mV from steady state voltage. These parameters are sampled.
14. Applies only during burst termination operation.
15. AC output loading is specified with C_L = 50pF as in Figure 3. Figure 4 is shown for reference. Transition is measured at the 1.5V reference level.
16. The DQs will continue to drive data out until both t_{BTHZ} (MIN) and t_{WHZ} (MIN) have been satisfied and will reach the High-Z state once both t_{BTHZ} (MAX) and t_{WHZ} (MAX) have been satisfied.
17. A +2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
18. A -2ns timing skew from the DRAM to the module resulted from the addition of line drivers.



MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N) 1, 2, 4 MEG x 64 BURST EDO DRAM MODULES

19. A +5ns timing skew from the DRAM to the module resulted from the addition of line drivers.
20. A -2ns (MIN) and a -5ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
21. A +2ns (MIN) and a +5ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
22. Measured with the specified current load and 100pf.
23. $t_{P\text{DOFF MAX}}$ is determined by the pull-up resistor value. Care must be taken to ensure adequate recovery time prior to reading valid up-level on subsequent DIMM position.
24. B version only.
25. $\overline{\text{CAS0}}$ and $\overline{\text{CAS1}}$ or $\overline{\text{CAS2}}$ and $\overline{\text{CAS3}}$, etc. HIGH pulse widths must be concurrently HIGH for at least this limit [MT4LD(T)164 B(N) module only].
26. The skew between $\overline{\text{CAS0}}$ and $\overline{\text{CAS1}}$ or $\overline{\text{CAS2}}$ and $\overline{\text{CAS3}}$, etc. is required for WRITE cycles and is required only on the MT4LD(T)164 B(N) DIMM since it utilizes x16 Burst EDO DRAMs.

BURST EDO WRITE CYCLE




- NOTE:**
1. Latch column address; start burst WRITE cycle; write data 1.
 2. Increment burst counter; write data 2.
 3. Increment burst counter; write data 3.
 4. Increment burst counter; write data 4.
 5. \overline{WE} transitioning HIGH will terminate the burst and reset the burst counter provided t_{TP} and t_{BTH} are satisfied.
 6. \overline{WE} transitioning HIGH and returning LOW prior to \overline{CAS} going HIGH will not terminate the burst.



**MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES**

BURST EDO WRITE/READ CYCLE




- NOTE:**
1. Latch column address; start burst WRITE cycle; write data 1.
 2. Increment burst counter; write data 2.
 3. Increment burst counter; write data 3.
 4. Increment burst counter; write data 4.
 5. Latch column address; start burst READ cycle.
 6. Output data 1; increment column address.
 7. Output data 2; increment column address.
 8. Output data 3; increment column address.
 9. \overline{WE} transitioning HIGH will terminate the burst and reset the burst counter. The t_{BTH} time is not required as it is satisfied by t_{RCS} ; t_{TP} is met by the WRITE burst being terminated by a READ burst.
 10. \overline{WE} transitioning LOW will terminate the burst and reset the burst counter provided t_{BTH} and t_{BTHZ} are satisfied. The DQs will continue to drive data out until both t_{BTHZ} (MIN) and t_{WHZ} (MIN) have been satisfied and will reach the High-Z state once both t_{BTHZ} (MAX) and t_{WHZ} (MAX) have been satisfied.
 11. The combination of \overline{RAS} and \overline{CAS} HIGH close the row and place the DQ pins in the High-Z state. t_{OFF} is measured from the last signal (\overline{RAS} or \overline{CAS}) that transitions HIGH.



**MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES**

**BURST EDO
READ/WORD-WRITE CYCLE**




NOTE: 1. The $\overline{\text{CAS}}$ to $\overline{\text{CAS}}$ skew requirements apply to $\overline{\text{CAS}}$ lines common to the individual x16 DRAMs used on the MT4LD(T)164 B.




MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES

BURST EDO
WORD-WRITE/BYTE-WRITE CYCLE




NOTE: 1. Applies to MT4LD(T)164 B(N) modules only.


RAS-ONLY REFRESH CYCLE




CBR REFRESH CYCLE




PRESENCE-DETECT READ CYCLE²⁴



 DON'T CARE
 UNDEFINED

- NOTE:**
1. CBR REFRESH is recommended for all new designs to insure compatibility with future generation DRAMs. Micron and JEDEC recommend CBR REFRESH as the preferred method of refresh for the 64 Meg DRAM generation and beyond.
 2. PD pins must be pulled HIGH at next level of assembly.

WCBR PROGRAM CYCLE




- NOTE:**
- A0 LOW sets the burst sequence to linear bursts. A0/B0 HIGH sets the burst sequence to interleave bursts. Addresses A8 through A10 are "don't cares." Addresses A7-A0 should contain the state of $0010\ 000x_B$ where $x=A0/B0$ to ensure future compatibility. The burst sequence will remain set until the device power is interrupted or another WCBR cycle is executed.
 - A $\overline{\text{RAS}}$ -ONLY or CBR REFRESH cycle must be executed after the WCBR cycle to exit the programming mode.



**MT4LD(T)164 B(N), MT8LD264 B(N), MT16LD464 B(N)
1, 2, 4 MEG x 64 BURST EDO DRAM MODULES**

168-Pin DIMM



NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.

