

MINI-ANALOG SERIES CMOS SINGLE OPERATIONAL AMPLIFIER

S-8944XA Series

The mini-analog series is a family of standard analog circuits mounted in ultra-small packages.

The S-8944XA series is a CMOS operational amplifier with a built-in phase compensation circuit.

The S-8944XA series is suitable for applications in battery powered compact portable devices due to its lower operation voltage and lower current consumption compared to bipolar operational amplifiers.

■ Features

- Low operation voltage: VDD= 0.9 to 5.5 V
- Low current consumption: IDD= 0.5 μ A (typ)
- Wide input/output voltage range: VSS to VDD
- Low input offset voltage: 5.0 mV max.
- Internal phase compensation: No external parts
- Small package (SC-88A): 2.0 mm $\times$ 2.1 mm)

■ Applications

- Cellular phone
- PDA
- Note PC
- Digital camera
- Digital video camera

■ Pin Assignment




Figure 1

Pin No.	Symbol	Functions
1	IN(+)	Non-invert input pin
2	VSS	GND pin
3	IN(-)	Invert input pin
4	OUT	Output pin
5	VDD	Positive power pin

■ Package

- SC-88A (PKG code: NP005-B)

■ Selection Guide

Off-set voltage	Product Name
V _{IO} = 10 mV max.	S-89440ANC-HBX-TF
V _{IO} = 5 mV max.	S-89441ANC-HBY-TF

■ Absolute Maximum Ratings

Table 1

Parameter	Symbol	Ratings	Unit
Power voltage	V _{DD}	7.0	V
Input voltage	V _{IN}	0 to 7.0	V
Differential input voltage	V _{IND}	±5.5	V
Allowable loss	P _D	200	mW
Operating temperature	T _{opr}	−40 to 85	°C
Storage temperature	T _{stg}	−55 to +125	°C

■ Recommended Operation Voltage Range

Table 2

Parameter	Symbol	Range
Operation voltage range	V _{DDope}	0.9 to 5.5 V

■ Electrical Characteristics

A difference between the S-89440ANC and S-894411ANC is only offset voltage.
The other specifications are the same.

1. $V_{DD}=3.0\text{ V}$

DC Characteristic ($V_{DD}=3.0\text{ V}$)

Table 3

($T_a=25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Test circuit
Supply current	I_{DD}	$V_{CM}=V_{OUT}=1.5\text{ V}$	—	0.5	0.9	μA	Figure 7
Offset voltage	V_{IO}	S-89440ANC $V_{CM}=1.5\text{ V}$	—	5	10	mV	Figure 3
		S-894411ANC $V_{CM}=1.5\text{ V}$	—	3	5	mV	
Input offset current	I_{IO}	—	—	1	—	pA	—
Input bias current	I_{BIAS}	—	—	1	—	pA	—
Common mode input voltage	V_{CMR}	—	0	—	3.0	V	Figure 4
Voltage gain (Open loop)	A_{VOL}	$V_{SS}+0.1\text{ V} \leq V_{OUT} \leq V_{DD}-0.1\text{ V};$ $V_{CM}=1.5\text{ V}, R_L=1\text{ M}\Omega$	70	80	—	dB	Figure 11
Maximum output amplitude voltage	V_{OH}	$R_L=100\text{ k}\Omega$	2.95	—	—	V	Figure 5
	V_{OL}	$R_L=100\text{ k}\Omega$	—	—	0.05	V	Figure 6
Common mode input signal rejection rate	$CMRR$	$V_{SS} \leq V_{CM} \leq V_{DD}$	45	65	—	dB	Figure 4
		$V_{SS} \leq V_{CM} \leq V_{DD}-0.1\text{ V}$	50	65	—	dB	
Power supply rejection ratio	$PSRR$	$V_{DD}=0.9\text{ to }5.5\text{ V}$	70	80	—	dB	Figure 2
Source current (*1)	I_{SOURCE}	$V_{OUT}=V_{DD}-0.1\text{ V}$	400	500	—	μA	Figure 8
		$V_{OUT}=0\text{ V}$	4800	6000	—	μA	
Sink current	I_{SINK}	$V_{OUT}=0.1\text{ V}$	400	550	—	μA	Figure 9
		$V_{OUT}=V_{DD}$	4800	6000	—	μA	

AC Characteristic ($V_{DD}=3.0\text{ V}$)

Table 4

($T_a=25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Test circuit
Slew rate (*2)	SR	$R_L=1.0\text{ M}\Omega, C_L=15\text{ pF}$	—	5.0	—	V/ms	Figure 10
Cut-off frequency (*3)	f_T	$C_L=0\text{ pF}$	—	4.8	—	kHz	—
Maximum load capacitance (*4)	C_L	—	—	47	—	pF	—

(*1) Use the device within the range under 7 mA of the source current.

(*2)(*3)(*4) 100% inspection is not performed.

2. $V_{DD}=1.8\text{ V}$

DC Characteristic ($V_{DD}=1.8\text{ V}$)

Table 5

($T_a=25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Test circuit
Supply current	I_{DD}	$V_{CM}=V_{OUT}=1.5\text{ V}$	—	0.5	0.9	μA	Figure 7
Offset voltage	V_{IO}	S-89440ANC: $V_{CM}=0.9\text{ V}$	—	5	10	mV	Figure 3
		S-89441ANC: $V_{CM}=1.5\text{ V}$	—	3	5	mV	
Input offset current	I_{IO}	—	—	1	—	pA	—
Input bias current	I_{BIAS}	—	—	1	—	pA	—
Common mode input voltage	V_{CMR}	—	0	—	1.8	V	Figure 4
Voltage gain (Open loop)	A_{VOL}	$V_{SS}+0.1\text{ V} \leq V_{OUT} \leq V_{DD}-0.1\text{ V};$ $V_{CM}=0.9\text{ V}, RL=1\text{ M}\Omega$	66	75	—	dB	Figure 11
Maximum output amplitude voltage	V_{OH}	$RL=100\text{ k}\Omega$	1.75	—	—	V	Figure 5
	V_{OL}	$RL=100\text{ k}\Omega$	—	—	0.05	V	Figure 6
Common mode input signal rejection rate	$CMRR$	$V_{SS} \leq V_{CM} \leq V_{DD}$	35	55	—	dB	Figure 4
		$V_{SS} \leq V_{CM} \leq V_{DD}-0.3\text{ V}$	45	60	—	dB	
Power supply rejection ratio	$PSRR$	$V_{DD}=0.9\text{ to }5.5\text{ V}$	70	80	—	dB	Figure 2
Source current (*1)	I_{SOURCE}	$V_{OUT}=V_{DD}-0.1\text{ V}$	220	300	—	μA	Figure 8
		$V_{OUT}=0\text{ V}$	1200	1800	—	μA	
Sink current	I_{SINK}	$V_{OUT}=0.1\text{ V}$	220	300	—	μA	Figure 9
		$V_{OUT}=V_{DD}$	1200	1800	—	μA	

AC Characteristic ($V_{DD}=1.8\text{ V}$)

Table 6

($T_a=25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Test circuit
Slew rate (*1)	SR	$RL=1.0\text{ M}\Omega, CL=15\text{ pF}$	—	4.5	—	V/ms	Figure 10
Cut-off frequency (*2)	f_T	$CL=0\text{ pF}$	—	5.0	—	kHz	—
Maximum load capacitance (*3)	CL	—	—	47	—	pF	—

(*1)(*2)(*3) 100% inspection is not performed.

3. $V_{DD}=0.9\text{ V}$

DC Characteristic ($V_{DD}=0.9\text{ V}$)

Table 7

($T_a=25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Test circuit
Supply current	I_{DD}	$V_{CM}=V_{OUT}=0.45\text{ V}$	—	0.5	0.9	μA	Figure 7
Offset voltage	V_{IO}	S-89440ANC: $V_{CM}=0.45\text{ V}$	—	5	10	mV	Figure 3
		S-89441ANC: $V_{CM}=0.45\text{ V}$	—	3	5	mV	
Input offset current	I_{IO}	—	—	1	—	pA	—
Input bias current	I_{BIAS}	—	—	1	—	pA	—
Common mode input voltage	V_{CMR}	—	0	—	0.9	V	Figure 4
Voltage gain (Open loop)	A_{VOL}	$V_{SS}+0.1\text{ V} \leq V_{OUT} \leq V_{DD}-0.1\text{ V};$ $V_{CM}=0.45\text{ V}, R_L=1\text{ M}\Omega$	60	75	—	dB	Figure 11
Maximum output amplitude voltage	V_{OH}	$R_L=100\text{ k}\Omega$	0.85	—	—	V	Figure 5
	V_{OL}	$R_L=100\text{ k}\Omega$	—	—	0.05	V	Figure 6
Common mode input signal rejection rate	$CMRR$	$V_{SS} \leq V_{CM} \leq V_{DD}$	25	55	—	dB	Figure 4
		$V_{SS} \leq V_{CM} \leq V_{DD}-0.35\text{ V}$	40	60	—	dB	
Power supply rejection ratio	$PSRR$	$V_{DD}=0.9\text{ to }5.5\text{ V}$	70	80	—	dB	Figure 2
Source current (*1)	I_{SOURCE}	$V_{OUT}=V_{DD}-0.1\text{ V}$	25	65	—	μA	Figure 8
		$V_{OUT}=0\text{ V}$	40	140	—	μA	
Sink current	I_{SINK}	$V_{OUT}=0.1\text{ V}$	10	65	—	μA	Figure 9
		$V_{OUT}=V_{DD}$	12	120	—	μA	

AC Characteristic ($V_{DD}=0.9\text{ V}$)

Table 8

($T_a=25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Test circuit
Slew rate (*1)	SR	$R_L=1.0\text{ M}\Omega, C_L=15\text{ pF}$	—	4.0	—	V/ms	Figure 10
Cut-off frequency (*2)	f_T	$C_L=0\text{ pF}$	—	5.0	—	kHz	—
Maximum load capacitance (*3)	C_L	—	—	47	—	pF	—

(*1)(*2)(*3) 100% inspection is not performed.

■ Test Circuits

1. Power supply rejection ratio




Figure 2

• Power supply rejection ratio (PSRR)

Measure V_{OUT} when power supply voltage is V_{DD} . Calculate a power supply rejection ratio (PSRR) by the following formula:

Test Conditions:

When $V_{DD}=0.9\text{ V}$; $V_{DD}=V_{DD1}$, $V_{OUT}=V_{OUT1}$

When $V_{DD}=5.5\text{ V}$; $V_{DD}=V_{DD2}$, $V_{OUT}=V_{OUT2}$

$$\text{PSRR} = -20 \log \left(\left| \frac{V_{OUT1} - V_{OUT2}}{V_{DD1} - V_{DD2}} \right| \times \frac{R_S}{R_F + R_S} \right)$$

2. Off-set voltage





Figure 3

• Off-set voltage (VIO)

$$V_{IO} = \left(V_{OUT} - \frac{V_{DD}}{2} \right) \times \frac{R_S}{R_F + R_S}$$

3. Common mode input signal rejection ratio, Common mode input voltage

**Figure 4**

- Common mode input signal rejection ratio (CMRR)
Measure V_{OUT} for each V_{IN} . Calculate a common mode rejection ratio (CMRR) by the following formula:

Test Conditions:


When $V_{IN} = V_{CMR} (MAX)$; $V_{IN} = V_{IN1}$, $V_{OUT} = V_{OUT1}$ When $V_{IN} = V_{CMR} (MAX)$; $V_{IN} = V_{IN2}$, $V_{OUT} = V_{OUT2}$

$$CMRR = 20 \log \left(\left| \frac{V_{IN1} - V_{IN2}}{V_{OUT1} - V_{OUT2}} \right| \times \frac{(R_F + R_S)}{R_S} \right)$$

- Common mode input voltage (V_{CMR})
An Input voltage range in which V_{OUT} satisfies the standard for a common mode input signal rejection ratio when changing V_{IN} .

4. Maximum output amplitude voltage

Test Conditions:

**Figure 5**

$$V_{IN1} = \frac{V_{DD}}{2} - 0.1V$$

$$V_{IN2} = \frac{V_{DD}}{2} + 0.1V$$


$$R_L = 100k\Omega$$

- Maximum output amplitude voltage (V_{OL})

Test Conditions:

$$V_{IN1} = \frac{V_{DD}}{2} + 0.1V$$

$$V_{IN2} = \frac{V_{DD}}{2} - 0.1V$$

**Figure 6**

5. Supply current




Figure 7

- Supply current (I_{DD})

6. Source current




Figure 8

- Source current (I_{SOURCE})

Test Condition:

$$V_{OUT} = V_{DD} - 0.1V \text{ or } V_{OUT} = 0V$$

$$V_{IN1} = \frac{V_{DD}}{2} - 0.1V$$

$$V_{IN2} = \frac{V_{DD}}{2} + 0.1V$$

7. Sink current




Figure 9

- Sink current (I_{SINK})

Test Condition:

$$V_{OUT} = 0.1V \text{ or } V_{OUT} = V_{DD}$$

$$V_{IN1} = \frac{V_{DD}}{2} + 0.1V$$

$$V_{IN2} = \frac{V_{DD}}{2} - 0.1V$$

8. Slew rate (SR)




Figure 10

$V_{OH} = 2.7 \text{ V}$ (at $V_{DD} = 3.0 \text{ V}$), 1.62 V (at $V_{DD} = 1.8 \text{ V}$), 0.81 V (at $V_{DD} = 0.9 \text{ V}$)
 $V_{OL} = 0.3 \text{ V}$ (at $V_{DD} = 3.0 \text{ V}$), 0.18 V (at $V_{DD} = 1.8 \text{ V}$), 0.09 V (at $V_{DD} = 0.9 \text{ V}$)

9. Voltage gain (Open loop)




Figure 11

• Voltage gain (Open loop) (AVOL)

Measure V_{OUT} for each V_M .
 Calculate the voltage gain (AVOL) by the following formula:

Test Conditions:

When $V_M = V_{DD} - 0.1 \text{ V}$;

$V_M = V_{M1}$

$V_{OUT} = V_{OUT1}$

When $V_M = 0.1 \text{ V}$;


$V_M = V_{M2}$

$V_{OUT} = V_{OUT2}$




$$AVOL = 20 \log \left(\left| \frac{V_{M1} - V_{M2}}{V_{OUT1} - V_{OUT2}} \right| \times \frac{(R_F + R_S)}{R_S} \right)$$

■ Typical Performance Characteristics






1. Current consumption vs Supply voltage






2. Voltage gain vs Frequency




3. Output current

3-1. I_{SOURCE} vs Supply voltage I_{SINK} vs Supply voltage3-2. Output voltage (V_{OH}) vs I_{SOURCE} 

3-3. Output voltage (V_{OL}) vs I_{SINK}




Unit : mm



●Reel Specifications リール図

3000 pcs./reel.



図番: NP005-B-C-SD-0.0

- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, or any apparatus installed in airplanes and other vehicles, without prior written permission of Seiko Instruments Inc.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may occur. The user of these products should therefore give thorough consideration to safety design, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.