
										RE	VISI	ONS	3												
LTR						ı	DESC	RIP	ПОМ									DAT	E (YR	-MO-E	DA)	A	PPRO	OVED	
					•		,			_															
																					•				
																			-	,	-				
REV																<u> </u>									
SHEET																								<u> </u>	
REV																<u> </u>									
SHEET	22	23	24	25	26	27															<u> </u>	<u> </u>	<u> </u>		
REV STATUS	s L	RE	٧																		$oldsymbol{ol}}}}}}}}}}}}}}}}}}$				
OF SHEETS		SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
PMIC N/A	ARD	IZE	D		CHE	CKE	1	hn	a		ul 1	, 			DE	ENS					UPPI 5444		ENTE	R	
MILI DRA	TAR WIN	Y G				Jun 14 Moh ARPROVED BY Villiam Z. Heckman					MI(	CROC CROC	CIRC	UITS ESSO	, D R C	IGIT PU,	AL,	CMO DLIT	S, E	3-BI SIL	T ICON	l			
THIS DRAWING FOR USE BY A AND AGE	LL DEF	PARTI	AENT IE	s	7 1	RAWING APPROVAL DATE  DECEMBER 1990  EVISION LEVEL					SIZE			672				59	62 <sup>.</sup>	-8	60	16			
AMSC N/A					nc.V	VISION LEVEL						SHE	ET		1										

DESC FORM 193 SEP 87 ★ U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60911 5962—E1693

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.





1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01	80088	CMOS, 8-bit microprocessor CPU

1.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter Case outline

Q D-5 (40-lead, 2.096"x.620"x.225"), dual-in-line package X C-5 (44-terminal, .662"x.662"x.120), square chip carrier package

1.3 Absolute maximum ratings.

+8.0 V dc Supply voltage - - -GND = 0.5 V dc to V<sub>CC</sub> + 0.5 V dc -65 C to +150 C Input, output, or I/O voltage applied - - - - - - -+300°C Power dissipation  $(P_D)$ ; 1820 mW Case Q - - - - -Case X - - - - - - -806 mW Thermal resistance, junction-to-case ( $\theta_{JC}$ ) - - - - - - Thermal resistance, junction-to-ambient ( $\theta_{JA}$ ); See MIL-M-38510, appendix C 27.5°C/W 62.2°C/W +175°C Case X - - - - - -Junction temperature (T<sub>J</sub>) ------

1.4 Recommended operating conditions.

STANDARDIZED
MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A 5962-86016

REVISION LEVEL SHEET 2

#### 2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

**MILITARY** 

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

BULLETIN

**MILITARY** 

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

#### 3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 Block diagram. The block diagram shall be as specified on figure 2.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.7 herein).

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962	2-86016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET	3

Test	Symbol	Conditions	Group A	Lin	nits	Unit
	<u> </u>	-55°C < T <sub>C</sub> < +125°C  unless otherwise specified	Isubgroup T	Min	Max	 
Low level input voltage $1/$	AIL	V <sub>CC</sub> = 4.5 V	1,2,3		0.8	V
High level input voltage $1/$	IVIH	V <sub>CC</sub> = 5.5 V	`	2.2		[
High level output voltage	V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -2.5 mA	]     	3.0	 	-   
	 	V <sub>CC</sub> = 4.5 V,   I <sub>OH</sub> = -100 uA		4.1	 	1
Low level output voltage <u>2</u> /	V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 2.5 mA	1     		0.4	-     
Operating power supply current	Icc	V <sub>CC</sub> = 5.5 V,  f = 5.0 MHz,  V <sub>IN</sub> = 0 V or 5.5 V,  Outputs open	-         		50     	] mA
Standby power supply current <u>3</u> /	ISB	YCC = 5.5 V,   YIN = 0 V or 5.5 V,   Outputs unloaded	-           	     	500	μ <b>A</b>
Input leakage current	ILI	V <sub>CC</sub> = 5.5 V,   V <sub>IN</sub> = 0 V or 5.5 V	-;   	-1.0	+1.0	-       
Output leakage current <u>5</u> /	ILO	V <sub>CC</sub> = 5.5 V,	- <u>i</u> ! !		   -10 	
Clock input high voltage	v <sub>CH</sub>	Y <sub>CC</sub> = 5.5 V	-   	4.7		V
Clock input low voltage	VCL	V <sub>CC</sub> = 4.5 V	-   	   	0.8	
Input current, bus hold high <u>6</u> /	Івнн	V <sub>IN</sub> = 3.0 V,   V <sub>CC</sub> = 4.5 V and 5.5 V	- <u>i</u>   	-40	-400	μ <b>Α</b>
Input current, bus hold low 7/	I <sub>BHL</sub>	V <sub>IN</sub> = 0.8 V,   V <sub>CC</sub> = 4.5 V and 5.5 V	-;     	40	400	-     
See footnotes at end of table	e.		1		<u></u>	
STANDARDIZED MILITARY DRAWI		SIZE A		5962-86	016	***************************************
DEFENSE ELECTRONICS SUPPL		REVISION	LEVEL	SH	EET	

± U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

TABLE I.	Electrica	al performanc	e charac	teristic	<u>s</u> - Conti	nued.			
Test	   Symbol 	l Cond l -55°C < 1 lunless other	litions C < +12	5°C	   Group A  subgroup	i     Mi		nits     Max	  Unit 
Input capacitance	CIN	V <sub>CC</sub> = 4.5 V	to 5.5	٧,	4	1	ı	25	l pF
Output capacitance	COUT	referenced t  See 4.3.1c				j <del></del>			   
I/O capacitance	c <sub>I</sub> \0	 						   	1
Functional testing		  See 4.3.1d	*		7,8	1			
Clock cycle period	tCLCL	C <sub>L</sub> = 100 pF,   V <sub>CC</sub> = 4.5 V,   f = 1.0 MHz,	8/		9,10,11	200	)		l ns
Clock low time	tCLCH	f = 1.0 MHz,  See figure 3	_	1	  - 	118	В		-   
Clock high time	tCHCL	   		İ	 	6	9	i	-   
Data in setup time	tDVCL	   			   	3	0		-   
Data in hold time	t <sub>CLDX1</sub>	i i			i i i	1	0	   	_
READY setup time into device	t <sub>RYHCH</sub>	 			   	11	8	   	- <u>i</u>   
READY hold time into device	t <sub>CHRYX</sub>	 			i   	3	0	   	- <u>i</u> 
READY to inactive CLK 9/	tRYLCL	 			 	-	8.0	   	- j   
HOLD setup time 10/	thych	 			 	3	5	   	- ! !
INTR, NMI, TEST setup time $11/$	tINVCH	 				3	0	]   	-     
RQ/GT setup time 12/	tGVCH	i ! !			;   	3	0	i !	- <u>i</u>
$\overline{\text{RQ}}$ hold time into device 01 $\underline{12}/\underline{13}/$	t <sub>CHGX</sub>	 	`		     	4	0	t <sub>CHCL</sub>	-i   
Hold/hold acknowledge time	tchsz	i ! !			! !	j		80	_i
See footnotes at end of table		-							·
STANDARDIZED		SIZE				50.50	0.00	16	
MILITARY DRAWII DEFENSE ELECTRONICS SUPPL		-	<u>l</u> .	REVISION L	EVE	5962			
DAYTON, OHIO 45444	CENTER		[ ]	TEVIOIUM L	.c. v Cil.		SHE	:E   {	5

TABLE I.	Electrica	l performance	char	acteristic	<u>s</u> - Contir	ued.		
Test	Symbol	   Cond   -55°C < T <sub>(</sub>	itions	05.0	Group A		Limits	Unit
		1 -55 C < 10	$\frac{1}{\text{vise s}}$	pecified	subgroup	Min	Max	
READY active to status passive 9/12/14/		  C <sub>L</sub> = 100 pF,  V <sub>CC</sub> = 4.5 V,  f = 1.0 MHz,			9,10,11	     	110	ns
Status active delay 12/	t <sub>CHSV</sub>	See figure 3   	<u>8</u> /	1		10	110	_
Status inactive delay 12/ 14/	tCLSH	   				10	130	
Address valid delay	tCLAV	   				10	110	
Address hold time	tCLAX	 				10	)	
Address float delay 15/	tCLAZ	 		;	 	tCLA	( 80	
ALE width <u>10</u> /	t <sub>LHLL</sub>	! !				t <sub>CLC</sub>		
ALE active delay <u>10</u> /	t <sub>CLLH</sub>	[ ] ]			   		80	
ALE inactive delay 10/	t <sub>CHLL</sub>	<u> </u> 			l		85	
Address hold time to ALE inactive 10/	  t <sub>llax</sub> 	! 				tchcl -10	j j	 
Data valid delay	i Itcldy I	]   			   	10	)   110	
Data hold time <u>15</u> /	  tcldx2 	 			 	10	0	!
Data hold time after WR <u>15</u> /	twHDX   	}   			     	t <sub>CLCI</sub>		 
Control active delay 1 10/	†CVCTV	!			! ! !	10	110	
Control active delay 2 <u>10</u> /	tCHCTV	[ ] ]			1 	1 10	0   110	)
See footnotes at end of table	•							
	<u>.</u>							
STANDARDIZED MILITARY DRAWIN	1C	SIZE A				5962	-86016	
DEFENSE ELECTRONICS SUPPLY DAYTON, OHIO 45444				REVISION L	EVEL		SHEET	6

■ U.S. GOVERNMENT PRINTING OFFICE: 1990-750-527R

Test	Symbol	Conditions   -55°C ≤ T <sub>C</sub> ≤ +125°C	Group A	Limits		_ _Unit
	<u> </u>	l -55°C < T <sub>C</sub> < +125°C  unless otherwise specified	subgroup	Min	Max	
Control inactive delay 10/	t <sub>CVCTX</sub>	C <sub>L</sub> = 100 pF,   V <sub>CC</sub> = 4.5 V,   f = 1.0 MHz,	9,10,11	! ! 10 !	110	ns
Address float to $\overline{\text{RD}}$ active $\underline{10}/\underline{15}/$	tAZRL	lf = 1.0 MHz,  See figure 3 <u>8</u> / 	     	   0 		-      
RD active delay	tclrL	 		10	165	
RD inactive delay	tCLRH	  -	  - 	10	150	_    
RD inactive to next address active	  t <sub>RHAV</sub> 	1	<u> </u>  -  -	t <sub>CLCL</sub> -45		-     
HLDA valid delay <u>10</u> /	tCLHAY	]   		10	160	- <sub> </sub>   
GT active delay <u>12</u> /	tCLGL	1		0	   85 	
GT inactive delay 12/	t <sub>CLGH</sub>			0	   85 	   
WR width 10/	  t <sub>WLWH</sub> 	`  	1 1 1	2t <sub>CLCL</sub>   -60	     	
Address valid to ALE low 10/	i !tavaL 	;   	   	t <sub>CLCH</sub>	     	— <u>i</u> !
RD width	trlrh			2t <sub>CLCL</sub>	     	<u>i</u>   
Output rise time 15/	t <sub>OLOH</sub>	From 0.8 to 2.0 V	-		15	- <u> </u>
Output fall time 15/	toun:	  From 2.0 to 0.8 V	j		15	-i

- $\underline{1}/\ \text{MN/}\overline{\text{MX}}$  is a strap option and should be held to  $V_{CC}$  or GND.
- 2/ Interchanging of force and sense conditions is permitted.
- $\underline{3}$ / Measured during clock high time after HALT instruction execution.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962	2-86016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		 REVISION LEVEL		SHEET	7

★ U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

## TABLE I. Electrical performance characteristics - Continued.

- 4/ Applies to NMI, INTR, CLK, RESET, READY, TEST, and MN/MX inputs only.
- $_{\rm VOUT}$  to GND. Applies to DEN, DT/R, IO/M, WR, and RD outputs only.
- IBHH should be measured after raising  $V_{IN}$  to  $V_{CC}$  and then lowering to valid input high level of 3.0 V on the following inputs: ADO thru AD7, A8 thru A15, A16/S3 thru A19/S6, DEN, DT/R, IO/M, WR, HLDA, HOLD, RD, SSO.
- 7/ IBHL should be measured after lowering VIN to GND and then raising to valid input low level of 0.8 V on the following inputs: ADO thru AD7, A8 thru A15, and A16/S3 thru A19/S6.
- 8/ AC tests apply for both minimum and maximum mode system timing unless otherwise specified.
- 9/ Applies only to T2 state (8.0 ns into T3).
- 10/ Applies to minimum mode timing only.
- 11/ Setup requirement for asynchronous signal only to guaranteed recognition at next clock.
- 12/ Applies to maximum mode timing only.
- 13/ Device 01 actively pulls the  $\overline{\text{RG}}/\overline{\text{GT}}$  pin to a logic one on the following clock cycle.
- 14/ Status lines return to their inactive (logic one) state after CLK goes low and READY goes high.
- 15/ If not tested, shall be guaranteed to the limits specified in table I.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	2-86016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET	8

DESC FORM 193A SEP 87


\* U.S. GOVERNMENT PRINTING OFFICE: 1990-750-527R


Device type		(	01			
Case outline	Q	i x	Case outline	Q	x	
Terminal number	Termina	l symbol	   Terminal number  	Termina	l symbol	
1	GND	NC NC	23	TEST	NC	
2	A14	GND	24	INTA(QS1)	RESET	
3	A13	A14	25	ALE(QSO)	READY	
4	A12	A13	26	DEN(SO)	TEST	
5	A11	A12	27	DT/R(SI)	INTA(QS1)	
6	A10	A11	l 28 !	10/M(\$2)	ALE(QSO)	
7	<b>A9</b>	A10	29	WR(LOCK)	DEN(SO)	
8	A8	   A9	30	HLDA(RQ/GTI)	DT/R(SI)	
9 [	AD 7	   A8	   31	HOLD(RQ/GTO)	IO/M(S2)	
10	AD6	l AD7	   32	RD	WR(LOCK)	
11	AD5	AD6	]   33	MN/MX	HLDA(RQ/GT	
12	AD4	AD5	34	330(HIGH)	HOLD (RQ/GT	
13	AD3	AD4	35	A19/S6	RD	
14	AD2	AD3	36	A18/S5	MN/MX	
15	AD1	AD2	37	A17/S4	<u>                                    </u>	
16	ADO	I I AD 1	   38	A16/S5	   A19/S6	
17	NMI	l ado	   39	A15	NC NC	
18	INTR	i nc	i 40 !	V <sub>CC</sub>	   A18/S5	
19	CLK	I NMI	   41		   A17/S4	
20	GND	   INTR	   42		   A16/S5	
21	RESET	l CLK	   43		   A15	
22 I	READY	i i gnd	   44		! <sup>∨</sup> cc	


Note: Parenthetical references apply to maxium mode only.


FIGURE 1. Terminal connections.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON ONIO 45444	SIZE A		5962	2-86016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET	9











NOTE: All input signals (other than CLK) must switch between  $V_{IL}$  (max) -0.4 and  $V_{IH}$  (min) +0.4 V. CLK must switch between 0.4 V and  $V_{CC}$  -0.4 V. Input rise and fall times are driven at 1.0 ns/V.


FIGURE 3. Test circuit and switching waveforms.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86016
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11


DECC FORM TOSA








# U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904




Bus timing (maximum mode system)

FIGURE 3. Test circuit and switching waveforms - Continued.




DESC FORM 193A

AU S GOVERNMENT PRINTING DEFICE 1988-549-904



# Asynchronous signal recognition




# Bus lock signal timing (maximum mode only)

FIGURE 3. <u>Test circuit and switching waveforms</u> - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A	·	596	2-86016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET	16

DESC FORM 193A SEP 87

411 S GOVERNMENT PRINTING DESIGE +388\_E491904







FIGURE 3. Test circuit and switching waveforms - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86016
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 17

± U. S. GOVERNMENT PRINTING OFFICE: 1988---549-904



### Reset timing

#### NOTES:

- 1. All timing measurements are made at 1.5 V and all signals switch between  $V_{OH}$  and  $V_{OL}$ , unless otherwise specified.
- Signals referencing military drawings 84068 or 84069 are shown only for informational purposes.
- 3. RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.
- Two INTA cycles run back-to-back. Device 01 local ADDR/DATA bus is floating during both INTA cycles. Control signals are shown for the INTA cycle.
- Status inactive in state just prior to T4.
- The issuance of drawing 84069 command and control signals (MDRC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 84069 CEN.
- Cascade address is valid between first and second INTA cycles.
   Setup requirements for asynchronous signals only to guarantee recognition at next CLK.
- The coprocessor may not drive the busses outside the region shown without risking contention.

FIGURE 3. Test circuit and switching waveforms - Continued.

	<del></del>			<del> </del>	
STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		59	962-86016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LE	VEL	SHEET	18

- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
  - 4. OUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
    - (2)  $T_{\Lambda} = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. Subgroup 4 ( $C_{IN}$ ,  $C_{OUT}$ , and  $C_{I/O}$  measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. A sample size of fifteen devices with zero rejects shall be required, and all input and output terminals shall be tested.
    - d. Subgroups 7 and 8 shall verify functionality of the device. These tests form a part of the manufacturers test tape and shall be maintained and available from the approved source of supply.
  - 4.3.2 Groups C and D inspections.
    - a. End-point electrical parameters shall be as specified in table II herein.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	2-86016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET	19

# TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups   (per method   5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters   (method 5004)	1*,2,3,7,8, 9,10,11
Group A test requirements   (method 5005)	1,2,3,4,7,8,9 10,11
Group C and D end-point   electrical parameters   (method 5005)	1,7,9

- \* PDA applies to subgroup 1.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECC, telephone (513) 296-6022.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962	2-86016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		 REVISION LEVEL	•	SHEET 20	

- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8525.
- 6.6 Pin functions. Microcircuits conforming to this drawing shall have pin functions as specified in table III herein.

TABLE III. Pin functions.

### Minimum and maximum system mode

The following pin descriptions are for device 01 system in either minimum or maximum mode. The "local bus" in these descriptions is the direct multiplexed bus interface connection to device 01 (without regard to additional bus buffers).

Name	1 1/0	Description						
AD7-ADO	1/0	Address data bus. These lines constitute the time multiplexed memory/IO ADDRESS (T1) and data (T2, T3, TW, and T4) bus. These lines are active HIGH and float to 3-state OFF during interrupt acknowledge and local bus "hold acknowledge".						
A15-A8	0   	Address bus. These lines provide address bits 8 through 15 for the entire bus cycle (T1-T4). These lines do not have to be latched by ALE to remain valid. A15-A8 are active HIGH and float to 3-state OFF during interrupt acknowledge and local bus "hold acknowledge".						
A19/S6, A18/S5, A17/S4, A16/S3	1 1	Address/status. During T1, these are the four most significant address lines for memory operations. During I/O operations, these lines are LOW. During memory and I/O operations, status information is available on these lines during T2, T3, TW, and T4. S6 is always LOW. The status of the interrupt enable flat bit (S5) is updated at the beginning of each clock cycle. S4 and S3 are encoded as shown.  This information indicates which segment register is presently being used for data accessing.  These lines float to 3-state OFF during local bus "hold acknowledge".						
	i I	S4	S3	Characteristics				
		0	0   0   Alternate data					
		0						
		1	0	Code or none				
	!	1 1	1 1					

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-86016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET	21

DESC FORM 193A SEP 87

+ U.S. GOVERNMENT PRINTING OFFICE: 1990-750-527R

	0	Read. Read strobe indicates that the processor is performing a memory				
	Read. Read strobe indicates that the processor is performing a lor I/O read cycle depending on the state of the IO/M pin or S2. This signal is used to read devices which reside on device 01 lo bus. RD is active LOW during T2, T3, and TW of any read cycle, and is guaranteed to remain HIGH in T2 until device 01 local bus has floated.  This signal floats to 3-state OFF in "hold acknowledge".					
		This signal floats to 3-state OFF in "hold acknowledge". 				
ADY		READY. The acknowledgment from the addressed memory or I/O device that it will complete the data transfer. The RDY signal from memory or I/O is synchronized by military drawing PIN 8406801 clock generator to form READY. This signal is active HIGH. Device 01 READY input is not synchronized. Correct operation is not guaranteed if the setup and hold times are not met.				
TR	I	Interrupt request. A level-triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.				
ST	I	TEST. Input is examined by the "wait for test" instruction. If the TEST input is LOW, execution continues; otherwise, the processor waits in an "idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.				
I	I     	Nonmaskable interrupt. An edge-triggered input which causes a type 2 interrupt. A subroutine is vectored via an interrupt vector lookup table located in system memory. NMI is not maskable internall by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.				
SET	I	RESET. Causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the instruction set description, when RESET returns LOW. RESET is internally synchronized.				

÷ U. S. GOVERNMENT PRINTING CEFICE: 1988-549-904

22

SHEET

**REVISION LEVEL** 

DEFENSE ELECTRONICS SUPPLY CENTER

DAYTON, OHIO 45444

## TABLE III. Pin functions - Continued.

	Minimum and maximum system mode - Continued						
   Name	1/0	Description					
CLK   	I	Clock. Provides the basic timing for the processor and bus controller. It is asymmetric with a 33 percent duty cycle to provide optimized internal timing.					
V <sub>CC</sub>		V <sub>CC</sub> . The +5.0 V ±10% power supply pin.					
GND		GND. The ground pins.					
IMN/MX		   Minimum/maximum. Indicates what mode the processor is to operate in.   The two modes are discussed in the following sections.					

#### Minimum system mode

The following pin descriptions are for device 01 system in minimum mode (i.e.,  $MN/\overline{MX} = V_{CC}$ ). |Only the pin functions which are unique to minimum mode are described; all other pin functions are as described previously.

Name	1/0	Description
   IO/M   	I 0	Status line. An inverted maximum mode $\overline{S2}$ . It is used to distinguish a memory access from an I/O access. IO/M becomes valid in the T4 preceding a bus cycle and remains valid until the final T4 of the cycle (I/O = HIGH, M = LOW). IO/M floats to 3-state OFF in local bus "hold acknowledge".
   WR    -  -  -	0	Write. Strobe indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the IO/M signal. WR is active for T2, T3, and TW of any write cycle. It is active LOW and floats to 3-state OFF in local bus "hold acknowledge".
IINTA   I   I	0	INTA. Used as a read strobe for interrupt acknowledge cycles. It is active LOW during T2, T3, and TW of each interrupt acknowledgment cycle.
I   ALE   	0	Address latch enable. Provided by the processor to latch the address into military drawing PIN 8406701 or 8406702 address latch. It is a HIGH pulse active during clock low of T1 of any bus cycle. Note that ALE is never floated.

# STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-86016 REVISION LEVEL SHEET 23

DESC FORM 193A

± U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

#### TABLE III. Pin functions - Continued. Minimum system mode - Continued I/0 Description Name Data transmit/receive. Needed in a minimum system that desires to use military drawing PIN's 5962-8757701 or 5962-8757702 data bus DT/R Λ transceiver. It is used to control the direction of data flow through the transceiver. Logically DT/ $\overline{R}$ is equivalent to $\overline{51}$ in the maximum mode, and its timing is the same l as for IO/M (T-HIGH, R-LOW). This signal floats to 3-state OFF in l local bus "hold acknowledge". | Data enable. Provided as an output enable for military drawing PIN's DEN 5962-8757701 or 5962-8757702 in a minimum system that uses the transceiver. DEN is active LOW during each memory and I/O access and for INTA cycles. For a read or INTA cycle, it is active from the middle of T2 until the middle of T4; while for a write cycle, it is active from the beginning of T2 until the middle of T4. DEN floats to 3-state OFF during local bus "hold acknowledge". I HOLD. Indicates that another master is requesting a local bus "hold". I HOLD. Ī I To be acknowledged, HOLD must be active HIGH. The processor receiving! HLDA the "hold" request will issue HLDA (HIGH) as an acknowledgment, in the middle of a T4 or T1 clock cycle. Simultaneous with the issuance of HLDA, the processor will float the local bus and control the lines.! After HOLD is detected as being LOW, the processor lowers HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines. Hold is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the set up time. STATUS LINE. Logically equivalent to 50 in the maximum mode. The 1220 n combination of $\overline{SSO}$ , IO/M and DT/R allows the system to completely decode the current bus cycle status. $\overline{SSO}$ is held to high impedance logic one during local bus "hold acknowledge". IO/M | DT/R | SSO CHARACTERISTICS Interrupt acknowledge 0 1 0 1 Read I/O port Write I/O port 1 1 0 1 1 Halt Code access 0 0 0 Read memory n 0 1 Write memory 0 1 Passive 0 **STANDARDIZED** SIZE Α 5962-86016 **MILITARY DRAWING REVISION LEVEL DEFENSE ELECTRONICS SUPPLY CENTER** SHEET DAYTON, OHIO 45444 24

THE CONFESSION OF THE OBSIDE HIGH TENSOTS

# TABLE III. Pin functions - Continued.

#### Maximum system mode

|The following pin descriptions are for device O1 system in maximum mode (i.e., MN/MX = GND). |Only the pin functions which are unique to maximum mode are described; all other pin |functions are as described previously

Name	1 1/0			Des	cription
50 51 52	0	returned to when READY 8406901 bus control sign is used to to the pass of a bus cycles.	the pis HIG contraction of the state of the	passive GH. Th roller Any c ate the tate in	clock high of T4, T1, and T2, and is state (1, 1, 1) during T3 or during TW is status is used by military drawing PIN to generate all memory and I/O access hange by S2, S1, or SO during T4 beginning of a bus cycle, and the return T3 or TW is used to indicate the end at a high impedance logic one state during
		\$2	31	<u>\$0</u>	CHARACTERISTICS
		0   0   0   0   1   1   1   1   1   1	0 0 1 1 0 0 1 1	1   0   1   0   1	Interrupt acknowledge   Read I/O port   Write I/O port   Halt   Code access   Read memory   Write memory   Passive
RO/GTO, RO/GTI	1/0	processor t   current bus   higher prio   circuitry a	o rele cycle rity nd, i	ease th e. E <u>ac</u> than RQ f unuse	e used by other local bus masters to force the local bus at the end of the processor's h pin is bidirectional with RQ/GTO having /GTI. RQ/GT has internal bus-hold high d, may be left unconnected. The request/gran (see RQ/GT timing sequence):
		l local bu l l 2. During a l 01 to th l has allo l "grant s	T4 o e req wed t equen disco	uest (" r T1 cl uesting he loca ce" sta	ide from another local bus master indicates a hold") to device 01 (pulse 1).  ock cycle, a pulse one clock wide from device master (pulse 2), indicates that device 01 l bus to float and that it will enter the te at the next CLK. The CPU's bus interface logically from the local bus during "grant

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET	

DESC FORM 193A

⇔ U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

		TABLE III. Pin functions - Continued.			
   Maximum system mode - Continued 					
Name	1/0	Description			
  RQ/GTO,  RQ/GTI  (continued)		3. A pulse one CLK wide from the requesting master indicates to device   01 (pulse 3) that the "hold" request is about to end and that   device 01 can reclaim the local bus at the next CLK. The CPU then   enters T4 (or T1 if no bus cycles pending).			
		Each master-master exchange of the local bus is a sequence of three   pulses. There must be one idle CLK cycle after bus exchange. Pulses   are active LOW.			
 		If the request is made while the CPU is performing a memory cycle, it will release the local bus during the T4 of the cycle when all the following conditions are met:			
 		1. Request occurs on or before T2. 12. Current cycle is not the low bit of a word. 13. Current cycle is not the first acknowledge of an interrupt acknowledge sequence. 14. A locked instruction is not currently executing.			
 		   If the local bus is idle when the request is made, the two possible   events will follow:			

T	TOCK	0 	LOCK. Indicates that other system bus masters are not to gain control of the system bus while $\overline{\text{LOCK}}$ is active (LOW). The $\overline{\text{LOCK}}$ signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and is held at a high impedance logic one state during "grant sequence". In Max Mode, $\overline{\text{LOCK}}$ is automatically generated during T2 of the first $\overline{\text{INTA}}$ cycle and removed during T2 of the second
<u>.</u>		<u>'</u>	

already satisfied.

Local bus will be released during the next clock.
 A memory cycle will start within 3 clocks. Now the four rules for a currently active memory cycle apply with condition number 1

**STANDARDIZED** SIZE Α 5962-86016 **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 26

DESC FORM 193A

± U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

## TABLE III. Pin functions - Continued.

	····			system mode - Continued	
Name	1/0	Description			
QS1,   O   QUEUE STATUS. Provide status to allow external				01 instruction queue. is valid during the CLK cycle after whic formed. Note that the queue status never	h the queue
		QS1	QSQ	   Characteristics	   
	<u> </u>	0	0	No operation	<del></del>   
	ļ		1	   First byte of Opcode from queue	
	ļ ļ	1	0	Empty the queue	
	 		1	Subsequent byte from queue	_
HIGH	0	   Pin 34 is   impedance	always logic	a logic one in the maximum mode and is bone during a "grant sequence".	neld at a hig

6.7 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	2-86016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE	L	SHEET	27

DESC FORM 193A SEP 87

\* U.S. GOVERNMENT PRINTING OFFICE: 1990-750-527R

# STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 7 DECEMBER 1990

Approved sources of supply for SMD 5962-86016 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-ECS. The bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN	Vendor     CAGE     number	Vendor similar part PIN <u>1</u> /
5962-8601601QX	34371	MD80C88/883
5962-8601601XX	34371	MR80C88/883

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address		
34371	Harris Semiconductor P.O. Box 883		
	Melbourne, FL 32901		

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this linformation bulletin.