

[illegible]

1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:

5962-89517	01	X	X
-----	-----	-----	-----
Drawing number	Device type (1.2.1)	Case outline (1.2.2)	Lead finish per MIL-M-38510

1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Cycle time
01	7C9101-45	16-bit microprocessor slice	45 ns
02	7C9101-35	16-bit microprocessor slice	35 ns

1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline
U	See figure 1 (64-lead, .915" x .915" x .090"), quad flat package
X	See figure 2 (64-lead, 3.240" x .920" x .225"), dual-in-line package
Y	C-7 (68-terminal, .962" x .962" x .120"), square chip carrier package
Z	P-BC (68-pin, 1.135" x 1.135" x .345"), pin grid array

1.3 Absolute maximum ratings.

Supply voltage range	- - - - -	-0.5 V dc to +7.0 V dc
DC voltage applied to outputs in high Z state	- - -	-0.5 V dc to +7.0 V dc
DC input voltage	- - - - -	-3.0 V dc to +7.0 V dc
DC output current	- - - - -	30 mA
Maximum power dissipation ^{1/}	- - - - -	1.0 W
Lead temperature (soldering, 10 seconds)	- - - -	+300°C
Thermal resistance, junction-to-case (θ_{JC}):		
Case U	- - - - -	22°C/W
Case X	- - - - -	28°C/W
Cases Y and Z	- - - - -	See MIL-M-38510, appendix C
Junction temperature (T_J)	- - - - -	+175°C
Storage temperature range	- - - - -	-65°C to +150°C

1.4 Recommended operating conditions.

Supply voltage range (V_{CC})	- - - - -	+4.5 V dc to +5.5 V dc
Input high voltage range (V_{IH})	- - - - -	2.0 V dc to 6.0 V dc
Input low voltage range (V_{IL})	- - - - -	-0.5 V dc to +0.8 V dc
Case operating temperature range (T_C)	- - - - -	-55°C to +125°C

^{1/} Must withstand the added P_D due to short circuit test; e.g., I_{OS} .

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-89517	
		REVISION LEVEL	SHEET 2

DESC FORM 193A
SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 3.

3.2.2 Functional block diagram. The functional block diagram shall be as specified on figure 4.

3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.

3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.

3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.5 herein).

STANDARDIZED MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-89517

REVISION LEVEL

SHEET

3

DESC FORM 193A
SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C < T _C < +125°C 4.5 V < V _{CC} < 5.5 V unless otherwise specified	Device type	Group A subgroups	Limits		Unit
					Min	Max	
Output high voltage	V _{OH}	V _{CC} = 4.5 V, I _{OH} = -3.4 mA	A11	1, 2, 3	2.4		V
Output low voltage	V _{OL}	V _{CC} = 4.5 V, I _{OL} = 16.0 mA	A11	1, 2, 3		0.4	V
Input high voltage	V _{IH}		A11	1, 2, 3	2.0		V
Input low voltage	V _{IL}		A11	1, 2, 3		0.8	V
Input leakage current	I _{IX}	V _{CC} = 5.5 V GND ≤ V _{IN} ≤ V _{CC}	A11	1, 2, 3		±10	μA
Output leakage current	I _{OZ}	V _{CC} = 5.5 V GND ≤ V _{OUT} ≤ V _{CC}	A11	1, 2, 3		±40	μA
Output short circuit current ^{1/}	I _{OS}	V _{CC} = 5.5 V, V _{OUT} = GND	A11	1, 2, 3		-85	mA
Operating supply current	I _{CC1}	V _{CC} = 5.5 V, f _{CP} = 10 MHz ^{3/} V _{IL} = 0.8 V, V _{IH} = 2.0 V CP = 50% duty cycle, OE = 2.0 V	A11	1, 2, 3		85	mA
Quiescent supply current TTL levels	I _{CC2}	V _{CC} = 5.5 V V _{IL} = 0.8 V, V _{IH} = 2.0 V OE = 2.0 V	A11	1, 2, 3		35	mA
Quiescent supply current CMOS levels	I _{CC3}	V _{CC} = 5.5 V V _{IL} = 0.4 V, V _{IH} = 3.85 V OE = 3.85 V	A11	1, 2, 3		30	mA
Input capacitance	C _{IN}	See 4.3.1c, V _{CC} = 5.0 V	A11	4		12	pF
Output capacitance	C _{OUT}					15	pF
Functional tests		See 4.3.1d	A11	7, 8			

See footnotes at end of table.

**STANDARDIZED
MILITARY DRAWING**

 DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

 SIZE
A

5962-89517

REVISION LEVEL

SHEET

4

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Device type	Group A subgroups	Limits		Unit	
					Min	Max		
A setup time to positive edge of clock <u>4/</u>	t _{S1}	See figure 5 <u>2/</u>	01	9, 10, 11	45		ns	
			02			35		
A setup time to negative edge of clock <u>4/</u>	t _{S2}		01	9, 10, 11	17		ns	
			02			12		
B (source) setup time to positive edge of clock <u>4/</u>	t _{S3}		01	9, 10, 11	45		ns	
			02			35		
B (source) setup time to negative edge of clock <u>4/</u>	t _{S4}		01	9, 10, 11	17		ns	
			02			12		
B (destination) setup time to negative edge of clock	t _{S5}		01	9, 10, 11	17		ns	
			02			12		
Data setup time to positive edge of clock	t _{S6}		01	9, 10, 11	30		ns	
			02			25		
C _n setup time to positive edge of clock	t _{S7}		01	9, 10, 11	24		ns	
			02			19		
I ₀ , I ₁ , I ₂ setup time to positive edge of clock	t _{S8}		01	9, 10, 11	37		ns	
			02			30		
I ₃ , I ₄ , I ₅ setup time to positive edge of clock	t _{S9}		01	9, 10, 11	40		ns	
			02			33		
I ₆ , I ₇ , I ₈ setup time to negative edge of clock	t _{S10}		01	9, 10, 11	16		ns	
			02			12		
RAM ₀ , RAM ₁₅ , Q ₀ , Q ₁₅ setup time to positive edge of clock	t _{S11}		01	9, 10, 11	15		ns	
			02			13		
A hold time from positive edge of clock	t _{H1}		01	9, 10, 11	0		ns	
			02			0		

See footnotes at end of table.

**STANDARDIZED
MILITARY DRAWING**

DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-89517

REVISION LEVEL

SHEET

5

DESC FORM 193A
SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Device type	Group A subgroups	Limits		Unit
					Min	Max	
A hold time from negative edge of clock <u>5/</u>	t _{H2}	See figure 5 <u>2/</u>	01	9, 10, 11	3		ns
			02		3		
B (source) hold time from positive edge of clock	t _{H3}		01	9, 10, 11	0		ns
			02		0		
B (source) hold time from negative edge of clock <u>5/</u>	t _{H4}		01	9, 10, 11	3		ns
			02		3		
B (destination) hold time from positive edge of clock	t _{H5}		01	9, 10, 11	1		ns
			02		1		
Data hold time from positive edge of clock	t _{H6}		01	9, 10, 11	0		ns
			02		0		
C _n hold time from positive edge of clock	t _{H7}		01	9, 10, 11	0		ns
			02		0		
I ₀ , I ₁ , I ₂ hold time from positive edge of clock	t _{H8}		01	9, 10, 11	0		ns
			02		0		
I ₃ , I ₄ , I ₅ hold time from positive edge of clock	t _{H9}		01	9, 10, 11	0		ns
			02		0		
I ₆ , I ₇ , I ₈ hold time from positive edge of clock	t _{H10}		01	9, 10, 11	0		ns
			02		0		
RAM ₀ , RAM ₁₅ , Q ₀ , Q ₁₅ hold time from positive edge of clock	t _{H11}		01	9, 10, 11	1		ns
			02		1		
Delay from A to Y	t _{p1}		01	9, 10, 11		52	ns
			02			41	
Delay from A to F ₁₅	t _{p2}		01	9, 10, 11		51	ns
			02			40	

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-89517	
		REVISION LEVEL	SHEET 6

DESC FORM 193A
SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C < T _C < +125°C 4.5 V < V _{CC} < 5.5 V unless otherwise specified	Device type	Group A subgroups	Limits		Unit
					Min	Max	
Delay from A to C _n + 16	tp3	See figure 5 2/	01	9, 10, 11		48	ns
			02			38	
Delay from A to \bar{G} and \bar{P}	tp4		01	9, 10, 11		45	ns
			02			37	
Delay from A to F = 0	tp5		01	9, 10, 11		48	ns
			02			40	
Delay from A to OVR	tp6		01	9, 10, 11		46	ns
			02			36	
Delay from A to RAM ₀ , RAM ₁₅	tp7		01	9, 10, 11		43	ns
			02			36	
Delay from B to Y	tp8		01	9, 10, 11		52	ns
			02			41	
Delay from B to F ₁₅	tp9		01	9, 10, 11		51	ns
			02			40	
Delay from B to C _n + 16	tp10		01	9, 10, 11		48	ns
			02			38	
Delay from B to \bar{G} and \bar{P}	tp11		01	9, 10, 11		45	ns
			02			37	
Delay from B to F = 0	tp12		01	9, 10, 11		48	ns
			02			40	
Delay from B to OVR	tp13		01	9, 10, 11		46	ns
			02			36	
Delay from B to RAM ₀ , RAM ₁₅	tp14		01	9, 10, 11		43	ns
			02			36	

See footnotes at end of table.

**STANDARDIZED
MILITARY DRAWING**

 DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

 SIZE
A

5962-89517

REVISION LEVEL

SHEET

7

 DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1968-549-904

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C < T _C < +125°C 4.5 V < V _{CC} < 5.5 V unless otherwise specified	Device type	Group A subgroups	Limits		Unit
					Min	Max	
Delay from data to Y	tp15	See figure 5 2/	01	9, 10, 11		37	ns
			02			31	
Delay from data to F ₁₅	tp16		01	9, 10, 11		36	ns
			02			31	
Delay from data to C _n + 16	tp17		01	9, 10, 11		36	ns
			02			29	
Delay from data to \bar{G} and \bar{P}	tp18		01	9, 10, 11		32	ns
			02			28	
Delay from data to F = 0	tp19		01	9, 10, 11		40	ns
			02			33	
Delay from data to OVR	tp20		01	9, 10, 11		32	ns
			02			23	
Delay from data to RAM ₀ , RAM ₁₅	tp21		01	9, 10, 11		35	ns
			02			30	
Delay from C _n to Y	tp22		01	9, 10, 11		30	ns
			02			25	
Delay from C _n to F ₁₅	tp23		01	9, 10, 11		29	ns
			02			24	
Delay from C _n to C _n + 16	tp24		01	9, 10, 11		27	ns
			02			23	
Delay from C _n to F = 0	tp26		01	9, 10, 11		29	ns
			02			24	
Delay from C _n to OVR	tp27		01	9, 10, 11		27	ns
			02			23	

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-89517	
		REVISION LEVEL	SHEET 8

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} < T_C < +125^{\circ}\text{C}$ $4.5\text{ V} < V_{CC} < 5.5\text{ V}$ unless otherwise specified	Device type	Group A subgroups	Limits		Unit
					Min	Max	
Delay from C_n to RAM_0 , RAM_{15}	tp28	See figure 5 2/	01	9, 10, 11		31	ns
			02			26	
Delay from I_0, I_1, I_2 to Y	tp29		01	9, 10, 11		44	ns
			02			36	
Delay from I_0, I_1, I_2 to F_{15}	tp30		01	9, 10, 11		43	ns
			02			35	
Delay from I_0, I_1, I_2 to $C_n + 16$	tp31		01	9, 10, 11		41	ns
			02			33	
Delay from I_0, I_1, I_2 to G and P	tp32		01	9, 10, 11		38	ns
			02			31	
Delay from I_0, I_1, I_2 to F = 0	tp33		01	9, 10, 11		46	ns
			02			38	
Delay from I_0, I_1, I_2 to OVR	tp34		01	9, 10, 11		38	ns
			02			29	
Delay from I_0, I_1, I_2 to $\text{RAM}_0, \text{RAM}_{15}$	tp35		01	9, 10, 11		38	ns
			02			30	
Delay from I_3, I_4, I_5 to Y	tp36		01	9, 10, 11		48	ns
			02			38	
Delay from I_3, I_4, I_5 to F_{15}	tp37		01	9, 10, 11		47	ns
			02			37	
Delay from I_3, I_4, I_5 to $C_n + 16$	tp38		01	9, 10, 11		46	ns
			02			37	
Delay from I_3, I_4, I_5 to G and P	tp39		01	9, 10, 11		38	ns
			02			31	

See footnotes at end of table.

**STANDARDIZED
MILITARY DRAWING**

 DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

 SIZE
A

5962-89517

REVISION LEVEL

SHEET

9

 DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C < T _C < +125°C 4.5 V < V _{CC} < 5.5 V unless otherwise specified	Device type	Group A subgroups	Limits		Unit
					Min	Max	
Delay from I ₃ , I ₄ , I ₅ to F = 0	tp40	See figure 5 2/	01	9, 10, 11		45	ns
			02			38	
Delay from I ₃ , I ₄ , I ₅ to OVR	tp41		01	9, 10, 11		45	ns
			02			36	
Delay from I ₃ , I ₄ , I ₅ to RAM ₀ , RAM ₁₅	tp42		01	9, 10, 11		41	ns
			02			33	
Delay from I ₆ , I ₇ , I ₈ to Y	tp43		01	9, 10, 11		24	ns
			02			21	
Delay from I ₆ , I ₇ , I ₈ to RAM ₀ , RAM ₁₅	tp44		01	9, 10, 11		28	ns
			02			24	
Delay from I ₆ , I ₇ , I ₈ to Q ₀ , Q ₁₅	tp45		01	9, 10, 11		28	ns
			02			24	
Delay from A (I = 2XX) to Y	tp46		01	9, 10, 11		33	ns
			02			28	
Delay from CP to Y	tp47		01	9, 10, 11		44	ns
			02			35	
Delay from CP to F ₁₅	tp48		01	9, 10, 11		43	ns
			02			34	
Delay from CP to C _n + 16	tp49		01	9, 10, 11		42	ns
			02			34	
Delay from CP to \overline{G} and \overline{P}	tp50	01	9, 10, 11		37	ns	
		02			30		
Delay from CP to F = 0	tp51	01	9, 10, 11		40	ns	
		02			34		

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89517
		REVISION LEVEL	SHEET 10

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1968-549-904

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C < T _C < +125°C 4.5 V < V _{CC} < 5.5 V unless otherwise specified	Device type	Group A subgroups	Limits		Unit
					Min	Max	
Delay from CP to OVR	tp52	See figure 5 2/	01	9, 10, 11		38	ns
			02			28	
Delay from CP to RAM ₀ , RAM ₁₅	tp53		01	9, 10, 11		37	ns
			02			30	
Delay from CP to Q ₀ , Q ₁₅	tp54		01	9, 10, 11		25	ns
			02			21	
Delay from OE to Y enable 6/ 7/	tpZL tpZH		01	9, 10, 11		23	ns
			02			20	
Delay from OE to Y disable 6/ 7/	tpLZ tpHZ		01	9, 10, 11		20	ns
			02			17	
Minimum clock low time	tpWL		01	9, 10, 11		28	ns
			02			23	
Minimum clock high time	tpWH		01	9, 10, 11		17	ns
			02			12	
Minimum clock period	tCP		01	9, 10, 11		45	ns
			02			35	

- 1/ For test purposes, not more than one output should be shorted at one time. Duration of the short circuit should not exceed 1 second.
- 2/ AC parameters are tested using input rise and fall times of 5 ns and input pulse levels of GND to 3.0 V. Both input and output timing reference levels are 1.5 V, and the load is shown on figure 5.
- 3/ Two quiescent figures are given for different input voltage ranges. To calculate I_{CC} at any given clock frequency, use I_{CC2} or I_{CC3} + I_{CC(ac)}, where I_{CC(ac)} = (5 mA/MHz) x clock frequency.
- 4/ The setup time prior to the clock low to high transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock low to high transition, regardless of when the clock high to low transition occurs.
- 5/ Source addresses must be stable prior to the clock high to low transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock low time.
- 6/ This parameter if not tested, shall be guaranteed to the limits specified in table I.
- 7/ Output disable tests performed with C_L = 5 pF and measured to 0.5 V change of output voltage level.

**STANDARDIZED
MILITARY DRAWING**

DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-89517


REVISION LEVEL

SHEET

11

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904



Symbol	Inches		Symbol	Inches		Symbol	Inches	
	Min	Max		Min	Max		Min	Max
A	.070	.090	D1	.075	REF	D2	.750 BSC	
A1	.060	.078	D2	.750 BSC		E3	.505	.535
A2	.030	.045	D3	.505	.535	L	.350	.450
b	.016	.020	e	.050 BSC		ND	16	
C	.009	.012	E	.885	.915	NE	16	
D	.885	.915	E1	.075 REF				

NOTES:

1. All dimensions are in inches unless otherwise stated.
2. BSC - Basic pin spacing between centers.

FIGURE 1. Case U (64-lead, .915" x .915" x .090").

**STANDARDIZED
MILITARY DRAWING**
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

**SIZE
A**

5962-89517

REVISION LEVEL

SHEET

12

DESC FORM 193A
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1968-550-547




FIGURE 2. Case X (64-lead, 3.240" x 0.920" x 0.225"), dual-in-line package.

**STANDARDIZED
MILITARY DRAWING**

DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-89517

REVISION LEVEL

SHEET

13

DESC FORM 193A
SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1968-550-547

Symbol	Inches		Millimeters		Notes
	Min	Max	Min	Max	
A	---	.225	---	5.72	
b	.014	.023	0.36	0.58	8
b1	.038	.065	0.96	1.65	2,8
c	.008	.015	0.20	0.38	8
D	---	3.24	---	82.30	4
E	.780	.820	19.81	20.83	4
E1	.870	.920	22.10	23.37	7
E2	.600	---	15.24	---	
E3	.050	---	1.27	---	

Symbol	Inches		Millimeters		Notes
	Min	Max	Min	Max	
e	.100 BSC		2.54 BSC		5,9
L	.125	.200	3.18	5.08	
L1	.150	---	3.81	---	
Q	.080	.110	2.03	2.79	3
Q1	.020	---	.51	---	
S	---	.100	---	2.54	6
S1	.005	---	0.13	---	6
a	0°	15°	0°	15°	

NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The minimum limit for dimension b1 may be .023 (0.58 mm) for lead numbers 1, 32, 33, and 64 only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus, and glass overrun.
5. The basic pin spacing is .100 (2.54 mm) between centerlines. Each lead centerline shall be located within $\pm .010$ (0.25 mm) of its exact longitudinal position relative to leads 1 and 64.
6. Applies to all four corners (lead numbers 1, 32, 33, and 64) shall apply.
7. Lead center when a is 0°. E1 shall be measured at the centerline of the leads.
8. All leads: Increase maximum limit by .003 (0.08 mm) measured at the center of the flat, when lead finish A or B is applied.
9. Sixty-two.
10. If this configuration is used, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.

FIGURE 2. Case X (64-lead, 3.240" x 0.920" x 0.225"), dual-in-line package - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-89517	
		REVISION LEVEL	SHEET 14

DESC FORM 193A
SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

Device types	A11				Device types	A11			
Case outlines	U	X	Y	Z	Case outlines	U	X	Y	Z
Terminal number	Terminal symbol				Terminal number	Terminal symbol			
1	B0	I4	I4	D1	35	OVR	RAM0	I6	Y13
2	B1	I5	I3	D2	36	C _n + 16	CP	I7	Y12
3	B2	P	Q15	D3	37	G	B3	I8	Y11
4	B3	G	RAM15	D4	38	P	B2	I0	Y10
5	CP	C _n + 16	A3	D5	39	I5	B1	I1	Y9
6	RAM0	OVR	A2	D6	40	I4	B0	I2	Y8
7	Q0	F15	A1	D7	41	I3	D0	C _n	GND
8	I6	Y15	A0	VCC	42	Q15	D1	F = 0	NC
9	I7	Y14	D15	NC	43	RAM15	D2	Y0	GND
10	I8	Y13	NC	VCC	44	A3	D3	Y1	OE
11	I0	Y12	D14	D8	45	A2	D4	Y2	Y7
12	I1	Y11	D13	D9	46	A1	D5	Y3	Y6
13	I2	Y10	D12	D10	47	A0	D6	Y4	Y5
14	C _n = 0	Y9	D11	D11	48	D15	D7	Y5	Y4
15	F = 0	Y8	D10	D12	49	D14	VCC	Y6	Y3
16	Y0	GND	D9	D13	50	D13	D8	Y7	Y2
17	Y1	OE	D8	D14	51	D12	D9	OE	Y1
18	Y2	Y7	VCC	D15	52	D11	D10	GND	Y0
19	Y3	Y6	D7	A0	53	D10	D11	GND	F = 0
20	Y4	Y5	D6	A1	54	D9	D12	Y8	C _n
21	Y5	Y4	D5	A2	55	D8	D13	Y9	I2
22	Y6	Y3	D4	A3	56	VCC	D14	Y10	I1
23	Y7	Y2	D3	RAM15	57	D7	D15	Y11	I0
24	OE	Y1	D2	Q15	58	D6	A0	Y12	I8
25	GND	Y0	D1	I3	59	D5	A1	Y13	I7
26	Y8	F = 0	D0	I4	60	D4	A2	Y14	I6
27	Y9	C _n	NC	I5	61	D3	A3	NC	Q0
28	Y10	I2	B0	P	62	D2	RAM15	Y15	RAM0
29	Y11	I1	B1	G	63	D1	Q15	F15	CP
30	Y12	I0	B2	C _n + 16	64	D0	I3	OVR	B3
31	Y13	I8	B3	OVR	65	---	---	C _n + 16	B2
32	Y14	I7	CP	F15	66	---	---	G	B1
33	Y15	I6	RAM0	Y15	67	---	---	P	B0
34	F15	Q0	Q0	Y14	68	---	---	I5	D0

NC = no connection

FIGURE 3. Terminal connections.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-89517	
		REVISION LEVEL	SHEET 15

DESC FORM 193A
SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1986-550-547

Top view




FIGURE 3. Terminal connections - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89517
		REVISION LEVEL	SHEET 16

DESC FORM 193A
SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547




FIGURE 4. Block diagram.

**STANDARDIZED
MILITARY DRAWING**

DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-89517


REVISION LEVEL

SHEET


17

DESC FORM 193A
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547



All outputs except open drain



Open drain ($F = 0$)

NOTES:


1. $C_L = 50$ pF includes scope probe, wiring, and stray capacitance.
2. $C_L = 5$ pF for output disable tests.

FIGURE 5. AC loading test circuits and waveforms.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-89517	
		REVISION LEVEL	SHEET 18

DESC FORM 193A
SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1968-550-547



Propagation delay time waveforms.



NOTE: Diagram shown for input enable-low and input control disable-high.

Output enable and disable times waveforms.

FIGURE 5. AC loading test circuits and waveforms - Continued.

**STANDARDIZED
MILITARY DRAWING**
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-89517

REVISION LEVEL

SHEET

19

DESC FORM 193A
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1986-550-547

3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).

(2) $T_A = +125^{\circ}\text{C}$, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.

c. Subgroup 4 (C_{IN}/C_{OUT} measurement) shall be measured only for the initial test and after process or design changes which may affect input/output capacitance. A minimum sample size of five devices with zero rejects shall be required.

d. Subgroups 7 and 8 shall verify the instruction set. The instruction set forms a part of the of the vendor's test tape and shall be maintained and available from the approved sources of supply.

4.3.2 Groups C and D inspections.

a. End-point electrical parameters shall be as specified in table II herein.

b. Steady-state life test, method 1005 of MIL-STD-883 conditions:

(1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).

(2) $T_A = +125^{\circ}\text{C}$, minimum.

(3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89517
		REVISION LEVEL	SHEET 20

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1968-549-904

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	---
Final electrical test parameters (method 5004)	1*,2,3,7,8,9
Group A test requirements (method 5005)	1,2,3,4,7,8, 9,10,11
Groups C and D end-point electrical parameters (method 5005)	1,2,3

* PDA applies to subgroups 1 and 7.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-89517

REVISION LEVEL

SHEET

21

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1968-549-904

6.4 Pin descriptions.

Mnemonic	Type	Description
A ₀ - A ₃	I	RAM address A: These 4 address lines select one of the 16 registers in the stack and output its contents on the (internal) A port.
B ₀ - B ₃	I	RAM address B: These 4 address lines select one of the 16 registers in the stack and output its contents on the (internal) B port. This can also be the destination address when data is written back into the register file.
I ₀ - I ₈	I	Instruction word: These nine instruction lines select the ALU data sources (I ₀ , I ₁ , I ₂), the operation to be performed (I ₃ , I ₄ , I ₅), and what data is to be written back into either the Q register or the register file (I ₆ , I ₇ , I ₈).
D ₀ - D ₁₅	I	Direct data input: These are 16 data input lines that may be selected by the I ₀ , I ₁ , I ₂ lines as inputs to the ALU.
Y ₀ - Y ₁₅	O	Data output: These are three-state data output lines that, when enabled, output either the output of the ALU or the data in the A latch, as determined by the code on the I ₆ , I ₇ , I ₈ lines.
OE	I	Output enable: This is an active low input that controls the Y ₀ - Y ₁₅ outputs. When this signal is low the Y outputs are enabled and when it is high they are in the high impedance state.
CP	I	Clock input: The low level of CP is used to write data to the RAM register file. A high level of CP writes data from the dual port RAM to the A and B latches. The operation of the Q register is similar; data is entered into the master latch on the low level of CP and transferred from master to slave during CP = high.
Q ₁₅ , RAM ₁₅	I/O	These two lines are bidirectional and are controlled by the I ₆ , I ₇ , I ₈ inputs. They are three-state output drivers connected to the TTL compatible CMOS inputs. Output mode: When the destination code on lines I ₆ , I ₇ , I ₈ indicates a left shift (UP) operation, the three-state outputs are enabled and the MSB of the Q register is output on the Q ₁₅ pin and likewise, the MSB of the ALU output (F ₁₅) is output on the RAM ₁₅ pin. Input mode: When the destination code indicates a right shift (down), the pins are the data inputs to the MSB of the Q register and the RAM, respectively.
Q ₀ , RAM ₀	I/O	These two lines are bidirectional and function similar to the Q ₁₅ and RAM ₁₅ lines, except that they are the LSB of the Q register and RAM.
C _n	I	Carry in: The carry into the internal ALU.
C _n + 16	O	Carry out: The carry out of the internal ALU.
G, P	O	Carry generate, carry propagate: The carry generate and propagate outputs of the ALU.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89517
		REVISION LEVEL	SHEET 22

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1968-549-904

<u>Mnemonic</u>	<u>Type</u>	<u>Description</u>
OVR	0	Overflow: This pin indicates when the result of the ALU operation exceeds the capacity of the machines two's complement number range. It is valid only for the sign bit.
F = 0	0	Zero detect: Open drain output that goes high if the data on the ALU outputs (F ₀ - F ₁₅) are all low.
F ₁₅	0	Sign: The most significant bit of the ALU output.

6.5 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number <u>1/</u>
5962-8951701XX	65786	CY7C9101-45DMB
5962-8951701YX	65786	CY7C9101-45LMB
5962-8951701ZX	65786	CY7C9101-45GMB
5962-8951701UX	65786	CY7C9101-45FMB
5962-8951702XX	65786	CY7C9101-35DMB
5962-8951702YX	65786	CY7C9101-35LMB
5962-8951702ZX	65786	CY7C9101-35GMB
5962-8951702UX	65786	CY7C9101-35FMB

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE
number

65786

Vendor name
and address

Cypress Semiconductor Corporation
3901 N. First Street
San Jose, CA 95134

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-89517	
		REVISION LEVEL	SHEET 23

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904