### 1.8 V $4 \mathrm{~K} / 8 \mathrm{~K} / 16 \mathrm{~K} \times 16$ and $8 \mathrm{~K} / 16 \mathrm{~K} \times 8$ ConsuMoBL Dual-Port Static RAM

## Features

■ True dual-ported memory cells which allow simultaneous access of the same memory location

- 4/8/16 K $\times 16$ and $8 / 16 \mathrm{~K} \times 8$ organization

■ High speed access: 40 ns

- Ultra low operating power
a Active: $\mathrm{I}_{\mathrm{CC}}=15 \mathrm{~mA}$ (typical) at 55 ns
a Active: $\mathrm{I}_{\mathrm{CC}}=25 \mathrm{~mA}$ (typical) at 40 ns
a Standby: $\mathrm{I}_{\mathrm{SB} 3}=2 \mu \mathrm{~A}$ (typical)
■ Port-independent $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, and $3.0 \mathrm{~V} \mathrm{I} / \mathrm{Os}$
■ Pb-free $14 \times 14 \times 1.4$ mm 100-pin Thin Quad Flat Pack (TQFP) Package

■ Full asynchronous operation
■ Pin select for master or slave

- Expandable data bus to 32 bits with master/slave chip select when using more than one device
■ On-chip arbitration logic
- On-chip semaphore logic

■ Input read registers (IRR) and output drive registers (ODR)
■ INT flag for port-to-port communication
■ Separate upper byte and lower byte control
■ Commercial and industrial temperature ranges

## Selection Guide for $\mathbf{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$

| Description | CYDC128B16 <br> $-\mathbf{4 0}$ | CYDC128B16 <br> $-\mathbf{5 5}$ | Unit |
| :--- | :---: | :---: | :---: |
| Port I/O Voltages (P1-P2) | $\mathbf{1 . 8 ~ V - 1 . 8 ~ V}$ | $\mathbf{1 . 8 ~ V - 1 . 8 ~ V}$ |  |
| Maximum Access Time | 40 | 55 | ns |
| Typical Operating Current | 25 | 15 | mA |
| Typical Standby Current for ISB1 | 2 | 2 | $\mu \mathrm{~A}$ |
| Typical Standby Current for ISB3 | 2 | 2 | $\mu \mathrm{~A}$ |

## Selection Guide for $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$

| Description | CYDC128B16 <br> $\mathbf{- 4 0}$ | CYDC128B16 <br> $\mathbf{- 5 5}$ | Unit |
| :--- | :---: | :---: | :---: |
| Port I/O Voltages (P1-P2) | $\mathbf{2 . 5}$ V-2.5 V | $\mathbf{2 . 5} \mathbf{~ V - 2 . 5 ~ V}$ |  |
| Maximum Access Time | 40 | 28 | ns |
| Typical Operating Current | 39 | 6 | mA |
| Typical Standby Current for ISB1 | 6 | 4 | $\mu \mathrm{~A}$ |
| Typical Standby Current for ISB3 | 4 | $\mu \mathrm{~A}$ |  |

## Selection Guide for $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$

| Description | $\begin{gathered} \text { CYDC128B16 } \\ -40 \end{gathered}$ | $\begin{gathered} \text { CYDC128B16 } \\ -55 \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: |
| Port I/O Voltages (P1-P2) | $3.0 \mathrm{~V}-3.0 \mathrm{~V}$ | 3.0 V-3.0 V |  |
| Maximum Access Time | 40 | 55 | ns |
| Typical Operating Current | 49 | 42 | mA |
| Typical Standby Current for $\mathrm{I}_{\text {SB1 }}$ | 7 | 7 | $\mu \mathrm{A}$ |
| Typical Standby Current for $\mathrm{I}_{\text {SB3 }}$ | 6 | 6 | $\mu \mathrm{A}$ |

CYDC128B16

## Top Level Block Diagram ${ }^{[1,2]}$



[^0]
## Contents

Features ..... 1
Selection Guide for $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ ..... 1
Selection Guide for VCC $=2.5 \mathrm{~V}$ ..... 1
Selection Guide for VCC $=3.0 \mathrm{~V} 1$
Top Level Block Diagram ..... 2
Pin Configurations ..... 4
Pin Definitions ..... 5
Functional Description ..... 6
Power Supply ..... 6
Write Operation ..... 6
Read Operation ..... 6
Interrupts ..... 6
Busy ..... 6
Master/Slave ..... 6
Input Read Register ..... 7
Output Drive Register ..... 7
Semaphore Operation ..... 7
Architecture ..... 8
Maximum Ratings ..... 10
Operating Range ..... 10
Electrical Characteristics for VCC $=1.8 \mathrm{~V}$ Over the Operating Range ..... 10Electrical Characteristics for VCC $=2.5 \mathrm{~V}$Over the Operating Range12
Electrical Characteristics for 3.0 V Over the Operating Range ..... 13
Capacitance ..... 13
Switching Characteristics for VCC $=1.8 \mathrm{~V}$ ..... 14
Switching Characteristics for VCC $=\mathbf{2 . 5}$ V Over the Operating Range ..... 16
Switching Characteristics for VCC $=3.0 \mathrm{~V}$
Over the Operating Range ..... 17
Switching Waveforms ..... 19
$\overline{\mathrm{CE}}_{\mathrm{L}}$ Valid First ..... 23
Left Address Valid First ..... 23
Ordering Information ..... 25
8k x16 1.8V Asynchronous Dual-Port SRAM ..... 25
Ordering Code Defintions ..... 25
Package Diagram ..... 26
Acronyms ..... 27
Document History Page ..... 28
Sales, Solutions, and Legal Information ..... 29
Worldwide Sales and Design Support ..... 29
Products ..... 29
PSoC Solutions ..... 29

Figure 1. 100-Pin TQFP (Top View) ${ }^{[3]}$


Notes
3. Leave this pin unconnected. No trace or power component can be connected to this pin.

## Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| $\overline{C E}_{L}$ | $\overline{C E}_{R}$ | Chip enable |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | Read/write enable |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output enable |
| $\mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{13 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{13 \mathrm{R}}$ | Address ( $A_{0}-A_{11}$ for 4k devices; $A_{0}-A_{12}$ for 8k devices; $A_{0}-A_{13}$ for 16k devices). |
| $\mathrm{I} / \mathrm{O}_{0 \mathrm{~L}}-\mathrm{l} / \mathrm{O}_{15 \mathrm{~L}}$ | $\mathrm{I} / \mathrm{O}_{0 \mathrm{R}}-\mathrm{l} / \mathrm{O}_{15 \mathrm{R}}$ | Data bus input/output for x 16 devices; $\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ for x 8 devices. |
| $\overline{\mathrm{SEM}}_{\mathrm{L}}$ | $\overline{\mathrm{SEM}}_{\mathrm{R}}$ | Semaphore enable |
| $\overline{\mathrm{UB}}_{\mathrm{L}}$ | $\overline{U B}_{R}$ | Upper byte select ( $1 / \mathrm{O}_{8}-\mathrm{l} / \mathrm{O}_{15}$ for x 16 devices; Not applicable for x 8 devices). |
| $\overline{\mathrm{LB}}_{\mathrm{L}}$ | $\overline{L B}_{R}$ | Lower byte select ( $/ / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ for x 16 devices; Not applicable for x 8 devices). |
| $\overline{\mathrm{INT}}_{\mathrm{L}}$ | $\overline{\mathrm{INT}}_{\mathrm{R}}$ | Interrupt flag |
| $\overline{\text { BUSY }}_{\text {L }}$ | $\overline{\mathrm{BUSY}}_{\mathrm{R}}$ | Busy flag |
| IRR0, IRR1 |  | Input read register (IRR) for CYDC128B16. |
| ODR0-ODR4 |  | Output drive register; these outputs are Open Drain. |
| $\overline{\text { SFEN }}$ |  | Special function enable |
| M/S |  | Master or slave select |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Core power |
| GND |  | Ground |
| $\mathrm{V}_{\text {DDIOL }}$ |  | Left port I/O voltage |
| $\mathrm{V}_{\text {DDIOR }}$ |  | Right port I/O voltage |
| NC |  | No connect. Leave this pin unconnected. |

## Functional Description

The CYDC128B16 is a low power complementary metal oxide semiconductor (CMOS) $4 \mathrm{k}, 8 \mathrm{k}, 16 \mathrm{k} \times 16$, and $8 / 16 \mathrm{k} \times 8$ dual-port static RAM. Arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be used as standalone 16-bit dual-port static RAMs or multiple devices can be combined in order to function as a 32-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.
Each port has independent control pins: Chip Enable ( $\overline{\mathrm{CE}})$, Read or Write Enable (R/W), and Output Enable ( $\overline{\mathrm{OE}})$. Two flags are provided on each port ( $\overline{\mathrm{BUSY}}$ and $\overline{\mathrm{INT}}$ ). $\overline{\mathrm{BUSY}}$ signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a Chip Enable ( $\overline{\mathrm{CE}})$ pin.
The CYDC128B16 are available in 100-pin TQFP packages.

## Power Supply

The core voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) can be $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.0 V , as long as it is lower than or equal to the I/O voltage.
Each port can operate on independent I/O voltages. This is determined by what is connected to the $\mathrm{V}_{\text {DDIOL }}$ and $\mathrm{V}_{\text {DDIOR }}$ pins. The supported I/O standards are $1.8-\mathrm{V} / 2.5-\mathrm{V}$ LVCMOS and 3.0-V LVTTL.

## Write Operation

Data must be set up for a duration of $t_{\text {SD }}$ before the rising edge of $\mathrm{R} / \overline{\mathrm{W}}$ to guarantee a valid write. A write operation is controlled by either the $R / \bar{W}$ pin (see Figure 6 on page 20) or the $\overline{C E}$ pin (see Figure 7 on page 20). Required inputs for non-contention operations are summarized in Table 1.
If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port $t_{\text {DDD }}$ after the data is presented on the other port.

## Read Operation

When reading the device, the user must assert both the $\overline{\mathrm{OE}}$ and $\overline{C E}$ pins. Data will be available $t_{A C E}$ after $\overline{C E}$ or $t_{\text {DOE }}$ after $\overline{O E}$ is asserted. If the user wishes to access a semaphore flag, then the $\overline{\mathrm{SEM}}$ pin must be asserted instead of the $\overline{\mathrm{CE}}$ pin, and $\overline{\mathrm{OE}}$ must also be asserted.

## Interrupts

The upper two memory locations may be used for message passing. The highest memory location (1FFF for the CYDC128B16) is the mailbox for the right port and the second highest memory location (1FFE for the CYDC128B16) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user-defined.
Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.
If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. On power up, an initialization program should be run and the interrupts for both ports must be read to reset them.
The operation of the interrupts and their interaction with Busy are summarized in Table 2.

## Busy

The CYDC128B16 provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' $\overline{\mathrm{CEs}}$ are asserted and an address match occurs within $\mathrm{t}_{\mathrm{PS}}$ of each other, the busy logic determines which port has access. If $t_{P S}$ is violated, one port will definitely gain permission to the location, but it is not predictable which port gets that permission. BUSY will be asserted $t_{B L A}$ after an address match or $t_{B L C}$ after CE is taken LOW.

## Master/Slave

A M/ $\bar{S}$ pin is provided to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled ( $\mathrm{t}_{\mathrm{BLC}}$ or $\mathrm{t}_{\mathrm{BLA}}$ ), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, therefore, the BUSY line is an output. $\overline{B U S Y}$ can then be used to send the arbitration outcome to a slave.

## Input Read Register

The Input Read Register (IRR) captures the status of two external input devices that are connected to the Input Read pins.
The contents of the IRR read from address $\times 0000$ from either port. During reads from the IRR, DQ0 and DQ1 are valid bits and $\mathrm{DQ}<15: 2>$ are don't care. Writes to address x0000 are not allowed from either port.
Address $\times 0000$ is not available for standard memory accesses when SFEN $=\mathrm{V}_{\mathrm{IL}}$. When $\overline{\text { SFEN }}=\mathrm{V}_{\mathrm{IH}}$, address $\times 0000$ is available for memory accesses.
The inputs will be $1.8-\mathrm{V} / 2.5-\mathrm{V}$ LVCMOS or $3.0-\mathrm{V}$ LVTTL, depending on the core voltage supply $\left(\mathrm{V}_{\mathrm{CC}}\right)$. Refer to Table 3 for Input Read Register operation.

## Output Drive Register

The Output Drive Register (ODR) determines the state of up to five external binary state devices by providing a path to $\mathrm{V}_{\text {SS }}$ for the external circuit. These outputs are Open Drain.
The five external devices can operate at different voltages
( $1.5 \mathrm{~V} \leq \mathrm{V}_{\text {DDIO }} \leq 3.5 \mathrm{~V}$ ) but the combined current cannot exceed 40 mA ( 8 mA max for each external device). The status of the ODR bits are set using standard write accesses from either port to address x0001 with a " 1 " corresponding to on and " 0 " corresponding to off.
The status of the ODR bits can be read with a standard read access to address $\times 0001$. When $\overline{\text { SFEN }}=\mathrm{V}_{\mathrm{IL}}$, the ODR is active and address x0001 is not available for memory accesses. When SFEN $=\mathrm{V}_{\mathrm{IH}}$, the ODR is inactive and address $\times 0001$ can be used for standard accesses.
During reads and writes to ODR $\mathrm{DQ}<4: 0>$ are valid and $\mathrm{DQ}<15: 5>$ are don't care. Refer to Table 4 for Output Drive Register operation.

## Semaphore Operation

The CYDC128B16 provides eight semaphore latches that are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use.

For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for $t_{\text {SOP }}$ before attempting to read the semaphore. The semaphore value will be available $t_{\text {SWRD }}+t_{\text {DOE }}$ after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.
Semaphores are accessed by asserting $\overline{\text { SEM }}$ LOW. The $\overline{\text { SEM }}$ pin functions as a chip select for the semaphore latches (CE must remain HIGH during $\overline{\mathrm{SEM}} \mathrm{LOW}$ ). $\mathrm{A}_{0-2}$ represents the semaphore address. OE and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.
When writing to the semaphore, only $\mathrm{I} / \mathrm{O}_{0}$ is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 5 shows sample semaphore operations.
When reading a semaphore, all $16 / 8$ data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within $\mathrm{t}_{\text {SPS }}$ of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side controls the semaphore. On power up, both ports should write " 1 " to all eight semaphores.

## Architecture

The CYDC128B16 consists of an array of $4 k, 8 k$, or $16 k$ words of 16 dual-port RAM cells, I/O and address lines, and control signals ( $\overline{C E}, \overline{O E}, R / \bar{W})$. These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two Interrupt (INT) pins can be used for
port-to-port communication. Two Semaphore ( $\overline{\mathrm{SEM}}$ ) control pins are used for allocating shared resources. With the M/S pin, the device can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The device also has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. Each port is provided with its own output enable control ( $\overline{\mathrm{OE} \text { ), which allows data to be read }}$ from the device.

Table 1. Non-Contending Read/Write

| Inputs |  |  |  |  |  | Outputs ${ }^{[1]}$ |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | R/W | $\overline{\mathrm{OE}}$ | UB | LB | $\overline{\text { SEM }}$ | $1 / \mathrm{O}_{8}-1 / \mathrm{O}_{15}$ | $1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ |  |
| H | X | X | X | X | H | High Z | High Z | Deselected: power down |
| X | X | X | H | H | H | High Z | High Z | Deselected: power down |
| L | L | X | L | H | H | Data In | High Z | Write to upper byte only |
| L | L | X | H | L | H | High Z | Data In | Write to lower byte only |
| L | L | X | L | L | H | Data In | Data In | Write to both bytes |
| L | H | L | L | H | H | Data Out | High Z | Read upper byte only |
| L | H | L | H | L | H | High Z | Data Out | Read lower byte only |
| L | H | L | L | L | H | Data Out | Data Out | Read both bytes |
| X | X | H | X | X | X | High Z | High Z | Outputs disabled |
| H | H | L | X | X | L | Data Out | Data Out | Read data in semaphore flag |
| X | H | L | H | H | L | Data Out | Data Out | Read data in semaphore flag |
| H | $\checkmark$ | X | X | X | L | Data In | Data In | Write $\mathrm{D}_{\text {INO }}$ into semaphore flag |
| X | $\checkmark$ | X | H | H | L | Data In | Data In | Write $\mathrm{D}_{\text {INO }}$ into semaphore flag |
| L | X | X | L | X | L |  |  | Not allowed |
| L | X | X | X | L | L |  |  | Not allowed |

1. This column applies to x 16 devices only.

Table 2. Interrupt Operation Example (Assumes $\left.\overline{B U S Y}_{\mathrm{L}}=\overline{\mathrm{BUSY}}_{\mathrm{R}}=\mathrm{HIGH}\right)^{[1]}$

| Function | Left Port |  |  |  |  | Right Port |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\overline{C E}_{L}$ | $\overline{O E}_{L}$ | $\mathrm{A}_{0 \mathrm{~L}-13 \mathrm{~L}}$ | $\mathrm{INT}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | $\overline{C E}_{R}$ | $\overline{O E}_{R}$ | $\mathrm{A}_{\text {OR-13R }}$ | $\mathrm{INT}_{R}$ |
| Set right $\overline{\mathrm{NT}}_{\mathrm{R}}$ flag | L | L | X | 3FFF ${ }^{[2]}$ | X | X | X | X | X | $\mathrm{L}^{[3]}$ |
| Reset right $\overline{\mathrm{INT}}_{\mathrm{R}}$ flag | X | X | X | X | X | X | L | L | 3FFF ${ }^{[2]}$ | $\mathrm{H}^{[4]}$ |
| Set left $\overline{\mathrm{INT}}_{\mathrm{L}}$ flag | X | X | X | X | $L^{[4]}$ | L | L | X | 3FFE ${ }^{[2]}$ | X |
| Reset left $\overline{\mathrm{INT}}_{\mathrm{L}}$ flag | X | L | L | $3 F F E^{[2]}$ | $\mathrm{H}^{[3]}$ | X | X | X | X | X |

1. See Interrupts Functional Description for specific highest memory locations by device.
2. See Functional Description for specific addresses by device.
3. If $\overline{B U S Y}_{L}=L$, then no change.
4. If $\overline{\operatorname{BUSY}}_{\mathrm{R}}=\mathrm{L}$, then no change.

Table 3. Input Read Register Operation ${ }^{[1,2]}$

| SFEN | $\overline{C E}$ | R/W | $\overline{\mathrm{OE}}$ | UB | LB | ADDR | $1 / \mathrm{O}_{0}-1 / \mathrm{O}_{1}$ | $\mathrm{I} / \mathrm{O}_{2}-1 / \mathrm{O}_{15}$ | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | L | H | L | L | L | x0000-Max | VALID ${ }^{[3]}$ | VALID ${ }^{[3]}$ | Standard memory access |
| L | L | H | L | X | L | x0000 | VALID ${ }^{[4]}$ | X | IRR read |

1. $\overline{\mathrm{SFEN}}=\mathrm{V}_{\mathrm{IL}}$ for IRR reads.
2. $\overline{\mathrm{SFEN}}$ active when either $\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{V}_{I L}$ or $\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{V}_{I L}$. It is inactive when $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{V}_{\mathrm{IH}}$.
3. $\overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{IL}}$. If $\overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{IL}}$, then $\mathrm{DQ}<7: 0>$ are valid. If $\overline{\mathrm{UB}}=\mathrm{V}_{\mathrm{IL}}$ then $\mathrm{DQ}<15: 8>$ are valid.
4. $\overline{\mathrm{LB}}$ must be active $\left(\overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{IL}}\right)$ for these bits to be valid.

Table 4. Output Drive Register ${ }^{[1]}$

| SFEN | $\overline{C E}$ | R/W | $\overline{\mathrm{OE}}$ | UB | LB | ADDR | $1 / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{4}$ | $1 / \mathrm{O}_{5}-1 / \mathrm{O}_{15}$ | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | L | H | $\mathrm{X}^{[2]}$ | $L^{[3]}$ | $L^{[3]}$ | x0000-Max | VALID ${ }^{[3]}$ | VALID ${ }^{[3]}$ | Standard memory access |
| L | L | L | X | X | L | x0001 | VALID ${ }^{[4]}$ | X | ODR write ${ }^{[1,3]}$ |
| L | L | H | L | X | L | x0001 | VALID ${ }^{[4]}$ | X | ODR read ${ }^{[1]}$ |

1. $\overline{\mathrm{SFEN}}=\mathrm{V}_{\mathrm{IL}}$ for ODR reads and writes.
2. Output enable must be low $\left(\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right)$ during reads for valid data to be output.
3. During ODR writes data will also be written to the memory.

Table 5. Semaphore Operation Example

| Function | $\mathbf{I / O} \mathbf{O}_{\mathbf{0}}-\mathbf{I / \mathbf { O } _ { \mathbf { 1 5 } }} \mathbf{\text { Left }}$ | $\mathbf{I / \mathbf { O } _ { \mathbf { 0 } } - \mathbf { I / \mathbf { O } _ { \mathbf { 1 5 } } } \text { Right }}$ |  |
| :--- | :---: | :---: | :--- |
| No action | 1 | 1 | Semaphore-free |
| Left port writes 0 to semaphore | 0 | 1 | Left port has semaphore token |
| Right port writes 0 to semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left port writes 1 to semaphore | 1 | 0 | Right port obtains semaphore token |
| Left port writes 0 to semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right port writes 1 to semaphore | 0 | 1 | Left port obtains semaphore token |
| Left port writes 1 to semaphore | 1 | 1 | Semaphore-free |
| Right port writes 0 to semaphore | 1 | 0 | Right port has semaphore token |
| Right port writes 1 to semaphore | 1 | 1 | Semaphore free |
| Left port writes 0 to semaphore | 0 | 1 | Left port has semaphore token |
| Left port writes 1 to semaphore | 1 | 1 | Semaphore-free |

## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. ${ }^{[4]}$
Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with power applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply voltage to ground potential $\qquad$ -0.5 V to +3.3 V
DC voltage applied to outputs in High-Z State $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC input voltage ${ }^{[5]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

Output current into outputs (LOW) .90 mA
Static discharge voltage $>2000 \mathrm{~V}$
Latch up current
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient Temperature | $\mathbf{V}_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $1.8 \mathrm{~V} \pm 100 \mathrm{mV}$ |
|  |  | $2.5 \mathrm{~V} \pm 100 \mathrm{mV}$ |
|  |  | $3.0 \mathrm{~V} \pm 300 \mathrm{mV}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $1.8 \mathrm{~V} \pm 100 \mathrm{mV}$ |
|  |  | $2.5 \mathrm{~V} \pm 100 \mathrm{mV}$ |
|  |  | $3.0 \mathrm{~V} \pm 300 \mathrm{mV}$ |

Electrical Characteristics for $\mathrm{V}_{\mathbf{C C}}=1.8 \mathrm{~V}$ Over the Operating Range

| Parameter | Description |  |  | CYDC128B16 |  |  | CYDC128B16 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -40 |  |  | -55 |  |  |  |
|  |  | P1 I/O Voltage | P2 I/O Voltage | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage $\left(\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}\right)$ | 1.8 V (any port) |  | $\mathrm{V}_{\text {DIIO }}-0.2$ |  |  | $\mathrm{V}_{\text {DDIO }}-0.2$ |  |  | V |
|  | Output HIGH voltage $\left(\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\right)$ | 2.5 V (any port) |  | 2.0 |  |  | 2.0 |  |  | V |
|  | Output HIGH voltage $\left(\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\right)$ | 3.0 V (any port) |  | 2.1 |  |  | 2.1 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage $\left(\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}\right)$ | 1.8 V (any port) |  |  |  | 0.2 |  |  | 0.2 | V |
|  | Output HIGH voltage $\left(\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}\right)$ | 2.5 V (any port) |  |  |  | 0.4 |  |  | 0.4 | V |
|  | Output HIGH voltage ( $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ ) | 3.0 V (any port) |  |  |  | 0.4 |  |  | 0.4 | V |
| $\mathrm{V}_{\text {OL }}$ ODR | ODR Output LOW voltage\| ( $\mathrm{loL}_{\mathrm{L}}=8 \mathrm{~mA}$ ) | 1.8 V (any port) |  |  |  | 0.2 |  |  | 0.2 | V |
|  |  | 2.5 V (any port) |  |  |  | 0.2 |  |  | 0.2 | V |
|  |  | 3.0 V (any port) |  |  |  | 0.2 |  |  | 0.2 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage | 1.8 V (any port) |  | 1.2 |  | $\mathrm{V}_{\text {DIIO }}+0.2$ | 1.2 |  | $\mathrm{V}_{\text {DDII }}+0.2$ | V |
|  |  | 2.5 V (any port) |  | 1.7 |  | $\mathrm{V}_{\text {DDIO }}+0.3$ | 1.7 |  | $\mathrm{V}_{\text {DDIO }}+0.3$ | V |
|  |  | 3.0 V (any port) |  | 2.0 |  | $\mathrm{V}_{\text {DDIO }}+0.2$ | 2.0 |  | $\mathrm{V}_{\text {DDIO }}+0.2$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage | 1.8 V (any port) |  | -0.2 |  | 0.4 | -0.2 |  | 0.4 | V |
|  |  | 2.5 V (any port) |  | -0.3 |  | 0.6 | -0.3 |  | 0.6 | V |
|  |  | 3.0 V (any port) |  | -0.2 |  | 0.7 | -0.2 |  | 0.7 | V |
| loz | Output leakage current | 1.8 V | 1.8 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
|  |  | 2.5 V | 2.5 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
|  |  | 3.0 V | 3.0 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
| ${ }^{\prime}$ CEX ODR | ODR output leakage current.$\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DDIO }}$ | 1.8 V | 1.8 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
|  |  | 2.5 V | 2.5 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
|  |  | 3.0 V | 3.0 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |

## Notes

4. The voltage on any input or I/O pin can not exceed the power pin during power-up.
5. Pulse width < 20 ns.

CYDC128B16

Electrical Characteristics for $\mathbf{V}_{\mathbf{C C}}=1.8 \mathrm{~V}$ (continued) Over the Operating Range

| Parameter | Description |  |  |  | CYDC128B16 |  |  | CYDC128B16 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | -40 |  |  | -55 |  |  |  |
|  |  |  | P1 I/O <br> Voltage | P2 I/O Voltage | Min | Typ | Max | Min | Typ | Max |  |
| IIX | Input leakage current |  | 1.8 V | 1.8 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
|  |  |  | 2.5 V | 2.5 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
|  |  |  | 3.0 V | 3.0 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
| $I_{C C}$ | Operating current (VCc $=\mathrm{Max}, \mathrm{I}_{\text {Out }}=0 \mathrm{~mA}$ ) Outputs Disabled | Industrial | 1.8 V | 1.8 V |  | 25 | 40 |  | 15 | 25 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby current (both Ports TTL Level) CE and $\mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2$, $\mathrm{SEM}_{\mathrm{L}}=\mathrm{SEM}_{\mathrm{R}}=\mathrm{V}_{\mathrm{CC}}-$ $0.2, \mathrm{f}^{\mathrm{f}}=\mathrm{f}_{\text {MAX }}$ | Industrial | 1.8 V | 1.8 V |  | 2 | 6 |  | 2 | 6 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB2 }}$ | Standby current (one port TTL level) $C E_{L}$ \| $\mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}$ | Industrial | 1.8 V | 1.8 V |  | 8.5 | 18 |  | 8.5 | 14 | mA |
| $\mathrm{I}_{\text {SB3 }}$ | Standby current (both ports CMOS level) CE $L$ and $\mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{Cc}}-0.2 \mathrm{~V}$, $S_{E M}$ and $S_{C M}>V_{C C}$ $-0.2 \mathrm{~V}, \mathrm{f}=0$ | Industrial | 1.8 V | 1.8 V |  | 2 | 6 |  | 2 | 6 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB4 }}$ | Standby current (one port CMOS level) CEL $C E_{R} \geq V_{I H}, f=f_{M A X}{ }^{[1]}$ | Industrial | 1.8 V | 1.8 V |  | 8.5 | 18 |  | 8.5 | 14 | mA |

1. $\operatorname{MAX}=1 / \mathrm{t}_{\mathrm{RC}}=$ All inputs cycling at $\mathrm{f}=1 / \mathrm{t}_{\mathrm{RC}}$ (except output enable). $\mathrm{f}=0$ means no address or control lines change. This applies only to inputs at CMOS level standby $I_{\text {SB3 }}$.

Electrical Characteristics for $\mathrm{V}_{\mathbf{C C}}=\mathbf{2 . 5} \mathrm{V}$ Over the Operating Range

| Parameter | Description |  |  |  | CYDC128B16 |  |  | $\begin{gathered} \hline \text { CYDC128B16 } \\ \hline-55 \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | -40 |  |  |  |  |  |  |
|  |  |  | P1 I/O Voltage | P2 I/O Voltage | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage ( $\left.\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\right)$ |  | 2.5 V (any port) |  | 2.0 |  |  | 2.0 |  |  | V |
|  | Output HIGH voltage ( $\left.\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\right)$ |  | 3.0 V (any port) |  | 2.1 |  |  | 2.1 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage ( $\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}$ ) |  | 2.5 V | ny port) |  |  | 0.4 |  |  | 0.4 | V |
|  | Output LOW voltage ( $\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}$ ) |  | 3.0 V (any port) |  |  |  | 0.4 |  |  | 0.4 | V |
| VoL ODR | ODR Output LOW voltage ( $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ ) |  | 2.5 V (any port) |  |  |  | 0.2 |  |  | 0.2 | V |
|  |  |  | 3.0 V (any port) |  |  |  | 0.2 |  |  | 0.2 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage |  | 2.5 V (any port) |  | 1.7 |  | $\mathrm{V}_{\text {DDIO }}+0.3$ | 1.7 |  | $\mathrm{V}_{\text {DDIO }}+0.3$ | V |
|  |  |  | 3.0 V (any port) |  | 2.0 |  | $\mathrm{V}_{\text {DDIO }}+0.2$ | 2.0 |  | $\mathrm{V}_{\text {DIIO }}+0.2$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage |  | 2.5 V (any port) |  | -0.3 |  | 0.6 | -0.3 |  | 0.6 | V |
|  |  |  | 3.0 V (any port) |  | -0.2 |  | 0.7 | -0.2 |  | 0.7 | V |
| loz | Output leakage current |  | 2.5 V | 2.5 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
|  |  |  | 3.0 V | 3.0 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
| ${ }^{\prime}$ CEX ODR | ODR output leakage current. $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |  | 2.5 V | 2.5 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
|  |  |  | 3.0 V | 3.0 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
| ${ }^{1 \times}$ | Input leakage current |  | 2.5 V | 2.5 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
|  |  |  | 3.0 V | 3.0 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
| ${ }^{\text {Icc }}$ | Operating current ( $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$, $\mathrm{l}_{\text {Out }}=0 \mathrm{~mA}$ ) Outputs disabled | Industrial | 2.5 V | 2.5 V |  | 39 | 55 |  | 28 | 40 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | $\begin{aligned} & \text { Standby current (both ports TTL } \\ & \text { level) } C_{L} \text { and } \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \text {, } \\ & \mathrm{SEM}_{\mathrm{L}}=\mathrm{SEM}_{\mathrm{R}}=\mathrm{V}_{\mathrm{CC}}-0.2, \\ & \mathrm{f} f_{\mathrm{MAX}} \end{aligned}$ | Industrial | 2.5 V | 2.5 V |  | 6 | 8 |  | 6 | 8 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB2 }}$ | Standby current (one port TTL level) $\mathrm{CE}_{\mathrm{L}} \mid \overline{\mathrm{CE}} \mathrm{E}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}$ | Industrial | 2.5 V | 2.5 V |  | 21 | 30 |  | 18 | 25 | mA |
| $\mathrm{I}_{\text {SB3 }}$ | Standby current (both ports CMOS level) $\overline{C E}_{L}$ and $\overline{C E}_{R} \geq$ $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{SEM}_{\mathrm{L}}$ and $\mathrm{SEM}_{\mathrm{R}}>$ $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{f}=0$ | Industrial | 2.5 V | 2.5 V |  | 4 | 6 |  | 4 | 6 | $\mu \mathrm{A}$ |
| ${ }^{\text {SB4 }}$ | Standby current (one port CMOS level) $\mathrm{CE}_{\mathrm{L}} \mid \overline{C E}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{[1]}$ | Industrial | 2.5 V | 2.5 V |  | 21 | 30 |  | 18 | 25 | mA |

1. $M A X=1 / t_{R C}=$ All inputs cycling at $f=1 / t_{R C}$ (except output enable). $f=0$ means no address or control lines change. This applies only to inputs at CMOS level standby $I_{\mathrm{SB} 3 .}$

Electrical Characteristics for 3.0 V Over the Operating Range

| Parameter | Description |  | P1 I/O P2 I/O <br> Voltage Voltage |  | $\begin{gathered} \text { CYDC128B16 } \\ \hline-40 \end{gathered}$ |  |  | $\frac{\text { CYDC128B16 }}{-55}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage ( $\left.\mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}\right)$ |  |  |  | 3.0 V (any port) |  | 2.1 |  |  | 2.1 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW voltage ( $\left.\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}\right)$ |  | 3.0 V (any port) |  |  |  | 0.4 |  |  | 0.4 | V |
| $\mathrm{V}_{\text {OL }}$ ODR | ODR output LOW voltage ( $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ ) |  | 3.0 V (any port) |  |  |  | 0.2 |  |  | 0.2 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage |  | 3.0 V (any port) |  | 2.0 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DDIO}} \\ & +0.2 \end{aligned}$ | 2.0 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DDIO}} \\ & +0.2 \end{aligned}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage |  | 3.0 V (any port) |  | -0.2 |  | 0.7 | -0.2 |  | 0.7 | V |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output leakage current |  | 3.0 V | 3.0 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
| ICEx ODR | ODR output leakage current. $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |  | 3.0 V | 3.0 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
| IIX | Input leakage current |  | 3.0 V | 3.0 V | -1 |  | 1 | -1 |  | 1 | $\mu \mathrm{A}$ |
| ${ }^{\text {c }}$ C | Operating current ( $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{I}_{\text {OUt }}=0 \mathrm{~mA}$ ) Outputs disabled | Industrial | 3.0 V | 3.0 V |  | 49 | 70 |  | 42 | 60 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby current (both ports TTL Level) $\mathrm{CE}_{\mathrm{L}}$ and $\mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-$ $\begin{aligned} & 0.2, S E M_{L}=S E M_{R}=V_{C C}-0.2, \\ & f=f_{\text {MAX }} \end{aligned}$ | Industrial | 3.0 V | 3.0 V |  | 7 | 10 |  | 7 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB2 }}$ | Standby current (one port TTL Level) $\overline{C E}_{L} \mid \overline{C E}_{R} \geq V_{I H}, f=f_{M A X}$ | Industrial | 3.0 V | 3.0 V |  | 28 | 40 |  | 25 | 35 | mA |
| $\mathrm{I}_{\text {SB3 }}$ | Standby current (both ports CMOS Level) $\overline{C E}_{L}$ and $\overline{C E}_{R} \geq$ $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{SEM}_{\mathrm{L}}$ and $\mathrm{SEM}_{\mathrm{R}}>$ $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{f}=0$ | Industrial | 3.0 V | 3.0 V |  | 6 | 8 |  | 6 | 8 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB4 }}$ | Standby current (one port CMOS Level) $\overline{C E}_{\mathrm{L}} \mid \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$, $\mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{[1]}$ | Industrial | 3.0 V | 3.0 V |  | 28 | 40 |  | 25 | 35 | mA |

1. $\operatorname{MAX}=1 / \mathrm{t}_{\mathrm{RC}}=$ All inputs cycling at $\mathrm{f}=1 / \mathrm{t}_{\mathrm{RC}}$ (except output enable). $\mathrm{f}=0$ means no address or control lines change. This applies only to inputs at CMOS level standby $\mathrm{I}_{\mathrm{SB} 3}$.

## Capacitance

| Parameter ${ }^{[1]}$ | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 9 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output capacitance | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | 10 | pF |

[^1]Figure 2. AC Test Loads and Waveforms


## Switching Characteristics for $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$

Over the Operating Range ${ }^{[1]}$

| Parameter | Description | CYDC128B16 |  | CYDC128B16 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -40 |  | -55 |  |  |
|  |  | Min | Max | Min | Max |  |
| Read Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read cycle time | 40 |  | 55 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to data valid |  | 40 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output hold from address change | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACE}}{ }^{[2]}$ | $\overline{\mathrm{CE}}$ LOW to data valid |  | 40 |  | 55 | ns |
| $\mathrm{t}_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to data valid |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZOE }}{ }^{[3,4,5]}$ | $\overline{\mathrm{OE}}$ Low to Low Z | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}{ }^{[3,4,5]}$ | OE HIGH to High Z |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {LZCE }}{ }^{[3,4,5]}$ | $\overline{\mathrm{CE}}$ LOW to Low Z | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}{ }^{[3,4,5]}$ | $\overline{\text { CE }}$ HIGH to High Z |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{PU}}{ }^{[5]}$ | $\overline{\text { CE }}$ LOW to power up | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}{ }^{[5]}$ | $\overline{\mathrm{CE}}$ HIGH to power down |  | 40 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{ABE}}{ }^{[2]}$ | Byte enable access time |  | 40 |  | 55 | ns |
| Write Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write cycle time | 40 |  | 55 |  | ns |
| $\mathrm{t}_{\text {SCE }}{ }^{[2]}$ | $\overline{\text { CE }}$ LOW to write end | 30 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address valid to write end | 30 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address hold from write end | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}{ }^{[2]}$ | Address setup to write start | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | Write pulse width | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data setup to write end | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data hold from write end | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZWE}}{ }^{[4,5]}$ | R/W LOW to High Z |  | 15 |  | 25 | ns |

## Switching Characteristics for $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$

Over the Operating Range ${ }^{[1]}$ (continued)

| Parameter | Description | $\begin{gathered} \hline \text { CYDC128B16 } \\ \hline-40 \end{gathered}$ |  | $\begin{gathered} \hline \text { CYDC128B16 } \\ \hline-55 \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {LZWE }}{ }^{[4,5]}$ | R/W HIGH to Low Z | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {WDD }}{ }^{[6]}$ | Write pulse to data delay |  | 55 |  | 80 | ns |
| $\mathrm{t}_{\text {DDD }}{ }^{[6]}$ | Write data valid to read data valid |  | 55 |  | 80 | ns |
| Busy Timing ${ }^{[7]}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BLA }}$ | BUSY LOW from address match |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\text {BHA }}$ | $\overline{\text { BUSY }}$ HIGH from address mismatch |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{BLC}}$ | BUSY LOW from CE LOW |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\text {BHC }}$ | $\overline{\text { BUSY }}$ HIGH from $\overline{\text { CE }}$ HIGH |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{PS}}{ }^{[8]}$ | Port setup for priority | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {WB }}$ | R/W HIGH after BUSY (Slave) | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {WH }}$ | R/W HIGH after BUSY HIGH (Slave) | 20 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{BDD}}{ }^{[9]}$ | BUSY HIGH to data valid |  | 30 |  | 40 | ns |
| Interrupt Timing ${ }^{[7]}$ |  |  |  |  |  |  |
| tins | INT set time |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {INR }}$ | INT reset time |  | 35 |  | 45 | ns |
| Semaphore Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SOP }}$ | SEM flag update pulse ( $\overline{\mathrm{OE}}$ or SEM) | 10 |  | 15 |  | ns |
| tswRD | SEM flag write to read time | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SPS }}$ | SEM flag contention window | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SAA }}$ | SEM address access time |  | 40 |  | 55 | ns |

1. Test conditions assume signal transition time of 3 ns or less, timing reference levels of $V_{C C} / 2$, input pulse levels of 0 to $V_{C C}$, and output loading of the specified $\mathrm{I}_{\mathrm{O}} \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
2. To access RAM, $\overline{C E}=L, \overline{U B}=L, \overline{S E M}=H$. To access semaphore, $\overline{C E}=H$ and $\overline{S E M}=L$. Either condition must be valid for the entire $t_{S C E}$ time.
3. At any given temperature and voltage condition for any given device, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ and $t_{\text {HZOE }}$ is less than $t_{\text {Lzoe }}$.
4. Test conditions used are Load 3.
5. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
6. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
7. Test conditions used are Load 2.
8. Add 2 ns to this value when the I/O ports are operating at different voltages.
9. $t_{B D D}$ is a calculated parameter and is the greater of $t_{W D D}{ }^{-t_{P W E}}$ (actual) or $t_{D D D}{ }^{-t_{S D}}$ (actual).

Switching Characteristics for $\mathrm{V}_{\mathbf{C C}}=\mathbf{2 . 5} \mathrm{V}$ Over the Operating Range

| Parameter | Description | CYDC128B16 |  | CYDC128B16 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -40 |  | -55 |  |  |
|  |  | Min | Max | Min | Max |  |
| Read Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read cycle time | 40 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to data valid |  | 40 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output hold from address change | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACE}}{ }^{[1]}$ | $\overline{\mathrm{CE}}$ LOW to data valid |  | 40 |  | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to data valid |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZOE }}{ }^{[2,3,4]}$ | $\overline{\mathrm{OE}}$ LOW to low Z | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}{ }^{[2,3,4]}$ | $\overline{\mathrm{OE}}$ HIGH to high Z |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}{ }^{[2,3,4]}$ | $\overline{\mathrm{CE}}$ LOW to low Z | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}{ }^{[2,3,4]}$ | $\overline{\text { CE }}$ HIGH to high Z |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{PU}}{ }^{[4]}$ | $\overline{\mathrm{CE}}$ LOW to power up | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}{ }^{[4]}$ | $\overline{\mathrm{CE}}$ HIGH to power down |  | 40 |  | 55 | ns |
| $\mathrm{t}_{\text {ABE }}{ }^{[1]}$ | Byte enable access time |  | 40 |  | 55 | ns |
| Write Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write cycle time | 40 |  | 55 |  | ns |
| $\mathrm{t}_{\text {SCE }}{ }^{[1]}$ | $\overline{\mathrm{CE}}$ LOW to write end | 30 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address valid to write end | 30 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address hold from write end | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}{ }^{[1]}$ | Address setup to write start | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | Write pulse width | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data setup to write end | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data hold from write end | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZWE}}{ }^{[3,4]}$ | R/产 LOW to high Z |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {LzWE }}{ }^{[3,4]}$ | R//W HIGH to low Z | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {WDD }}{ }^{[5]}$ | Write pulse to data delay |  | 55 |  | 80 | ns |
| $\mathrm{t}_{\text {DDD }}{ }^{[5]}$ | Write data valid to read data valid |  | 55 |  | 80 | ns |
| Busy Timing ${ }^{[6]}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BLA }}$ | $\overline{\text { BUSY }}$ LOW from address match |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\text {BHA }}$ | $\overline{\text { BUSY }} \mathrm{HIGH}$ from address mismatch |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{BLC}}$ | $\overline{\text { BUSY }}$ LOW from $\overline{\mathrm{CE}}$ LOW |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{BHC}}$ | $\overline{\text { BUSY }}$ HIGH from $\overline{\text { CE }}$ HIGH |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{PS}}{ }^{[7]}$ | Port set up for priority | 5 |  | 5 |  | ns |
| $t_{\text {WB }}$ | R/产 HIGH after BUSY (Slave) | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ | R//̄ WIGH after $\overline{\text { BUSY }}$ HIGH (Slave) | 20 |  | 35 |  | ns |
| $\mathrm{t}_{\text {BDD }}{ }^{\text {[8] }}$ | $\overline{\text { BUSY }}$ HIGH to data valid |  | 30 |  | 40 | ns |
| Interrupt Timing ${ }^{[6]}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {INS }}$ | $\overline{\text { INT }}$ set time |  | 35 |  | 45 | ns |

Switching Characteristics for $\mathrm{V}_{\mathbf{C C}}=2.5 \mathrm{~V}$ Over the Operating Range (continued)

| Parameter | Description | CYDC128B16 |  | CYDC128B16 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -40 |  | -55 |  |  |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {INR }}$ | $\overline{\text { INT }}$ reset time |  | 35 |  | 45 | ns |
| Semaphore Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SOP }}$ | SEM flag update pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SWRD }}$ | SEM flag write to read time | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SPS }}$ | SEM Flag Contention Window | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SAA }}$ | SEM Address Access Time |  | 40 |  | 55 | ns |

1. To access RAM, $\overline{C E}=L, \overline{U B}=L, \overline{S E M}=H$. To access semaphore, $\overline{C E}=H$ and $\overline{S E M}=L$. Either condition must be valid for the entire $t_{S C E}$ time.
2. At any given temperature and voltage condition for any given device, $t_{H Z C E}$ is less than $t_{\text {LZCE }}$ and $t_{\text {HZOE }}$ is less than $t_{\text {LZoE }}$.
3. Test conditions used are Load 3.
4. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
5. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
6. Test conditions used are Load 2 .
7. Add 2 ns to this value when the I/O ports are operating at different voltages.
8. $t_{B D D}$ is a calculated parameter and is the greater of $t_{W D D}{ }^{-t_{P W E}}$ (actual) or $t_{D D D}-t_{S D}$ (actual).

## Switching Characteristics for $\mathrm{V}_{\mathbf{C C}}=3.0 \mathrm{~V}$ Over the Operating Range

| Parameter | Description | CYDC128B16 |  | CYDC128B16 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -40 |  | -55 |  |  |
|  |  | Min | Max | Min | Max |  |
| Read Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read cycle time | 40 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to data valid |  | 40 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output hold from address change | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}{ }^{[1]}$ | $\overline{\text { CE }}$ LOW to data valid |  | 40 |  | 55 | ns |
| $\mathrm{t}_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to data valid |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {Lzoe }}{ }^{[2,3,4]}$ | $\overline{\mathrm{OE}}$ Low to low Z | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}{ }^{[2,3,4]}$ | $\overline{\mathrm{OE}}$ HIGH to high Z |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}{ }^{[2,3,4]}$ | $\overline{\mathrm{CE}}$ LOW to low Z | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}{ }^{[2,3,4]}$ | $\overline{\mathrm{CE}}$ HIGH to high Z |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{PU}}{ }^{[4]}$ | $\overline{\text { CE }}$ LOW to power up | 0 |  | 0 |  | ns |
| $\mathrm{tPD}^{[4]}$ | $\overline{\mathrm{CE}}$ HIGH to power down |  | 40 |  | 55 | ns |
| $\mathrm{t}_{\text {ABE }}{ }^{[1]}$ | Byte enable access time |  | 40 |  | 55 | ns |
| Write Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write cycle time | 40 |  | 55 |  | ns |
| $\mathrm{t}_{\text {SCE }}{ }^{[1]}$ | $\overline{\text { CE }}$ LOW to write end | 30 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address valid to write end | 30 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address hold from write end | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}{ }^{[1]}$ | Address setup to write start | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | Write pulse width | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data setup to write end | 20 |  | 30 |  | ns |

Switching Characteristics for $\mathrm{V}_{\mathbf{C C}}=3.0 \mathrm{~V}$ Over the Operating Range (continued)

| Parameter | Description | CYDC128B16 |  | CYDC128B16 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -40 |  | -55 |  |  |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{HD}}$ | Data hold from write end | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}{ }^{[3,4]}$ | R/V/ LOW to high Z |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {LZWE }}{ }^{[3,4]}$ | R/V/ HIGH to low Z | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {WDD }}{ }^{[5]}$ | Write pulse to data delay |  | 55 |  | 80 | ns |
| $\mathrm{t}_{\text {DDD }}{ }^{[5]}$ | Write data valid to read data valid |  | 55 |  | 80 | ns |
| Busy Timing ${ }^{[6]}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BLA }}$ | $\overline{\text { BUSY }}$ LOW from address match |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\text {BHA }}$ | $\overline{\text { BUSY }}$ HIGH from address mismatch |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\text {BLC }}$ | $\overline{\text { BUSY }}$ LOW from $\overline{C E}$ LOW |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{BHC}}$ | $\overline{\text { BUSY }}$ HIGH from $\overline{\text { CE }}$ HIGH |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{PS}}{ }^{[7]}$ | Port set up for priority | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {WB }}$ | R/产 HIGH after BUSY (Slave) | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ | R/W W HIGH after $\overline{\text { BUSY }}$ HIGH (Slave) | 20 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{BDD}}{ }^{[8]}$ | $\overline{\text { BUSY }}$ HIGH to data valid |  | 30 |  | 40 | ns |
| Interrupt Timing ${ }^{[6]}$ |  |  |  |  |  |  |
| tins | $\overline{\text { INT }}$ set time |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {INR }}$ | $\overline{\text { INT }}$ reset time |  | 35 |  | 45 | ns |
| Semaphore Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SOP }}$ | SEM flag update pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SWRD }}$ | SEM flag write to read time | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SPS }}$ | SEM flag contention window | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SAA }}$ | SEM address access time |  | 40 |  | 55 | ns |

1. To access RAM, $\overline{C E}=L, \overline{U B}=L, \overline{S E M}=H$. To access semaphore, $\overline{C E}=H$ and $\overline{S E M}=L$. Either condition must be valid for the entire $t_{S C E}$ time.
2. At any given temperature and voltage condition for any given device, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ and $t_{\text {HZOE }}$ is less than $t_{\text {LZOE }}$.
3. Test conditions used are Load 3.
4. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
5. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
6. Test conditions used are Load 2.
7. Add $2 n s$ to this value when the I/O ports are operating at different voltages.
8. $t_{B D D}$ is a calculated parameter and is the greater of $t_{W D D}-t_{P W E}$ (actual) or $t_{D D D} t_{S D}$ (actual).

## Switching Waveforms

Figure 3. Read Cycle No. 1 (Either Port Address Access) ${ }^{[6, ~ 7, ~ 8] ~}$


Figure 4. Read Cycle No. 2 (Either Port $\overline{\left.\mathrm{CE} / \overline{\mathrm{OE}} \text { Access) }{ }^{[6, ~ 9, ~ 10] ~}\right]}$


Figure 5. Read Cycle No. 3 (Either Port) ${ }^{[6, ~ 8, ~ 11, ~ 12] ~}$


## Notes

6. $R / \bar{W}$ is HIGH for read cycles.
7. Device is continuously selected $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{IL}}$. This waveform cannot be used for semaphore reads.
8. $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
9. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
10. To access RAM, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{SEM}}=\mathrm{V}_{\mathrm{IH}}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{SEM}}=\mathrm{V}_{\mathrm{IL}}$.
11. R/W must be HIGH during all address transitions.
12. A write occurs during the overlap ( $\mathrm{t}_{\text {SCE }}$ or $\mathrm{t}_{\text {PWE }}$ ) of a LOW $\overline{\mathrm{CE}}$ or $\overline{\mathrm{SEM}}$ and a LOW $\overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}$.

Switching Waveforms (continued)
Figure 6. Write Cycle No.1: R/W Controlled Timing ${ }^{[11, ~ 12, ~ 13, ~ 14, ~ 15, ~ 16] ~}$


Figure 7. Write Cycle No. 2: $\overline{\operatorname{CE}}$ Controlled Timing ${ }^{[11,12,13,18]}$


[^2]Switching Waveforms (continued)
Figure 8. Semaphore Read After Write Timing, Either Side ${ }^{[19, ~ 20]}$


Figure 9. Timing Diagram of Semaphore Contention ${ }^{[21,22]}$


[^3]Switching Waveforms (continued)
Figure 10. Timing Diagram of Read with $\overline{B U S Y}(M / \bar{S}=H I G H)^{[23]}$


Figure 11. Write Timing with Busy Input (M/ $\overline{\mathrm{S}}=\mathrm{LOW}$ )


[^4]Switching Waveforms (continued)
Figure 12. Busy Timing Diagram No. $1(\overline{\mathrm{CE}}$ Arbitration)

$\overline{C E}_{R}$ Valid First


Figure 13. Busy Timing Diagram No. 2 (Address Arbitration) ${ }^{[24]}$
Left Address Valid First


[^5]Switching Waveforms (continued)
Figure 14. Interrupt Timing Diagrams


Right Side Sets $\overline{\mathrm{INT}_{\mathrm{L}}}$ :


Left Side Clears $\overline{\mathrm{INT}}_{\mathrm{L}}$ :


## Notes

25. $t_{H A}$ depends on which enable pin ( $\overline{C E}_{L}$ or $\left.R / \bar{W}_{L}\right)$ is deasserted first.
26. $\mathrm{t}_{\text {INS }}$ or $\mathrm{t}_{\text {INR }}$ depends on which enable pin ( $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\left.\mathrm{R} / \bar{W}_{\mathrm{L}}\right)$ is asserted last.

## Ordering Information

8k x16 1.8V Asynchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :---: | :---: | :--- | :--- |
| 55 | CYDC128B16-55AXI | AZOAB | 100-pin Pb-free TQFP | Industrial |

## Ordering Code Defintions



## Package Diagram

Figure 15. 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100


## Acronyms

| Acronym | Description |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | chip enable |
| CMOS | complementary metal oxide semiconductor |
| I/O | input/output |
| IRR | input read registers |
| ODR | output drive registers |
| $\overline{\mathrm{OE}}$ | output enable |
| SEM | semaphore |
| SRAM | static random access memory |
| TQDP | thin quad flat pack |
| $\overline{\text { WE }}$ | write enable |

## Document History Page

Document Title: CYDC128B16 1.8 V 4 K/8 K/16 K $\times 16$ and 8 K/16 K $\times 8$ ConsuMoBL Dual-Port Static RAM Document Number: 001-01638

| Revision | ECN | Submission Date | Orig. of Change | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 385185 | SEE ECN | YDT | New data sheet |
| *A | 396697 | SEE ECN | KGH | Updated ISB2 and ISB4 typo to mA. Updated tINS and tINR for -55 to 31ns. |
| *B | 404777 | SEE ECN | KGH | Updated $\mathrm{I}_{\mathrm{OH}}$ and $\mathrm{I}_{\mathrm{OL}}$ values for the $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ and 3.0 V parameters $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ <br> Replaced -35 speed bin with -40 <br> Updated Switching Characteristics for $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ <br> Included note 34 |
| *C | 463014 | SEE ECN | HKH | Changed spec title to from "Consumer Dual-Port" to "ConsuMoBL Dual-Port" Cypress Internet Release |
| *D | 505803 | SEE ECN | HKH | Corrected typo in Features and Ordering Info sections. Cypress external web release. |
| *E | 735537 | SEE ECN | HKH | Corrected typo in Pg5 power supply section Updated tDDD timing value to be consistent with tWDD |
| *F | 2905507 | 04/06/2010 | YDT | Removed parts CYDC064B08-55AXI, CYDC064B16-55AXI. Updated package diagram. |
| *G | 2930445 | 05/11/2010 | AVF | Updated template. <br> Removed references to inactive parts from the data sheet. |
| *H | 3183900 | 02/28/11 | ESH | Added ordering code defintions |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

Automotive

Clocks \& Buffers<br>Interface<br>Lighting \& Power Control

Memory
Optical \& Image Sensing
PSoC
Touch Sensing
USB Controllers
Wireless/RF
cypress.com/go/automotive
cypress.com/go/clocks
cypress.com/go/interface
cypress.com/go/powerpsoc
cypress.com/go/plc
cypress.com/go/memory
cypress.com/go/image
cypress.com/go/psoc
cypress.com/go/touch
cypress.com/go/USB
cypress.com/go/wireless
© Cypress Semiconductor Corporation, 2005-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes

    1. $\frac{A_{0}-A_{11}}{}$ for 4 k devices; $A_{0}-A_{12}$ for 8 k devices; $A_{0}-A_{13}$ for 16 k devices.
    2. $\bar{B} U S Y$ is an output in master mode and an input in slave mode.
[^1]:    1. Tested initially and after any design or process changes that may affect these parameters.
[^2]:    Notes
    13. $\mathrm{t}_{\mathrm{HA}}$ is measured from the earlier of $\overline{\mathrm{CE}}$ or $\mathrm{R} / \overline{\mathrm{W}}$ or ( $\overline{\mathrm{SEM}}$ or $\mathrm{R} / \overline{\mathrm{W}}$ ) going HIGH at the end of write cycle.
    14. If $\overline{O E}$ is LOW during a $R / \bar{W}$ controlled write cycle, the write pulse width must be the larger of $t_{\text {pwE }}$ or ( $t_{\text {HZWE }}+t_{S D}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required $\mathrm{t}_{\mathrm{SD}}$. If $\overline{\mathrm{OE}}$ is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $\mathrm{t}_{\mathrm{PWE}}$.
    15. To access RAM, CE $=\underline{V_{\|}}, \overline{S E M}=V_{I H}$
    16. To access upper byte, $\frac{C E}{C E}=V_{I L}, \frac{U B}{L B}=V_{I L}, \overline{S E M}=V_{I H}$.

    To access lower byte, $\overline{C E}=V_{I L}, \overline{L B}=V_{I L}, \overline{S E M}=V_{I H}$.
    17. Transition is measured $\pm 0 \mathrm{mV}$ from steady state with a $5-\mathrm{pF}$ load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
    18. During this period, the I/O pins are in the output state, and input signals must not be applied.

[^3]:    Notes
    19. If the $\overline{C E}$ or $\overline{S E M}$ LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
    20. $\overline{C E}=$ HIGH for the duration of the above timing (both write and read cycle).
    21. $I / O_{O R}=I / O_{O L}=L O W$ (request semaphore); $\overline{C E}_{R}=\overline{C E}_{L}=H I G H$.
    22. If $\mathrm{t}_{\mathrm{SPS}}$ is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.

[^4]:    Note
    23. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{LOW}$.

[^5]:    Note
    24. If $t_{\mathrm{PS}}$ is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side $\overline{\mathrm{BUSY}}$ will be asserted.

