

**CMOS DUAL-PORT RAM** 16K (2K x 8-BIT) WITH INTERRUPTS

IDT71321SA/LA IDT71421SA/LA

T-46-23-12

#### **FEATURES:**

- · High-speed access
  - -Military: 25/30/35/45/55/70ns (max.)
- —Commercial: 20/25/30/35/45/55ns (max.)
- Low-power operation
- -IDT71321/IDT71421SA

Active: 325mW (typ.)

Standby: 5mW (typ.)

-- IDT71321/421LA

Active: 325mW (typ.)

Standby: 1mW (typ.)

- Two INT flags for port-to-port communications
- · MASTER IDT71321 easily expands data bus width to 16or-more-bits using SLAVE IDT71421
- · On-chip port arbitration logic (IDT71321 only)
- . BUSY output flag on IDT71321; BUSY input on
- · Fully asynchronous operation from either port
- · Battery backup operation -2V data retention
- · TTL-compatible, single 5V ±10% power supply
- · Available in popular hermetic and plastic packages
- · Military product compliant to MIL-STD-883, Class B
- · Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

## **DESCRIPTION:**

47E D


The IDT71321/IDT71421 are high-speed 2K x 8 dualport static RAMs with internal interrupt logic for interprocessor communications. The IDT71321 is designed to be used as a stand-alone 8-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT71421 "SLAVE" dualport in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-or-morebit memory system applications results in full speed, errorfree operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 325mW of power at maximum access times as fast as 20ns. Lowpower (LA) versions offer battery backup data retention capability, with each dual-port typically consuming 200µW from a 2V battery.

The IDT71321/IDT71421 devices are packaged in 52-pin LCCs and PLCCs. Military grade product is manufactured in compliance with the latest revision of MiL-STD-883, Class

## **FUNCTIONAL BLOCK DIAGRAM**



### NOTES:

IDT71321 (MASTER): BUSY is open output and requires pullup resistor. IDT71421 (SLAVE): BUSY is input.
 Open drain output: requires pullup resistor.

CEMOS is a trademark of integrated Device Technology, inc.

2691 drw 01

## **MILITARY AND COMMERCIAL TEMPERATURE RANGES**


**APRIL 1992** 

DSC-1031/3

6.5



T-46-23-12



70/

ARSOLLITE MAXIMUM DATINGS (1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

## NOTE:

2691 tbl 01

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

2691 drw 02

Grade	Amblent Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5.0V ± 10%
Commercial	0°C to +70°C	٥٧	5.0V ± 10%

## RECOMMENDED **DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5(1)	_	0.8	٧

2691 tbl Q3

1. ViL (min.) = -3.0V for pulse width less than 20ns. VTERM must not exceed Vcc + 0.5V.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	ID1713 ID1714 Min.			321LA 421LA Max.	Unit
lu	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, Vin = 0V to Vcc		10	_	5	μА
lirol	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10		5	μА
Vol	Output Low Voltage (VO0-VO7)	lot = 4mA	_	0.4		0.4	٧
VoL	Open Drain Output Low Voltage (BUSY/INT)	lo∟ = 16mA	_	0.5		0.5	V
Voн	Output High Voltage 2.0V input leakages are undelin	loн = -4mA	2.4		2.4		V

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

VTERM must not exceed Vcc + 0.5V.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

# DC ELECTRICAL CHARACTERISTICS OVER THE

T-46-23-12

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1, 6) (Vcc = 5.0V ± 10%)

					71321x20 <sup>(2)</sup> 71421x20 <sup>(2)</sup>		x25/30 x25/30		21x35 21x35	
Symbol	Parameter	Test Conditions	Version	on	Тур. Мах.	Тур.	Max.	Тур.	Max.	Unit
lcc	Dynamic Operating Current (Both Ports	CE = VIL Outputs Open	Mil.	SA LA			300/295 240/235	125 125	290 230	mA
	Active) f = fMAX(4)		Com'l.	SA LA	125 265 125 215		260/255 210/205	75 75	195 155	ША
ls81	Standby Current (Both Ports - TTL	CEL and CER ≥ VIH f = fMAX(4)	Mil.	SA LA		30/30 30/30	80/80 60/60	30 30	80 60	mΑ
	Level Inputs)		Com1.	SA LA	30 65 30 45	30/30 30/30	65/65 45/45	25 25	65 45	
ISB2	Standby Current (One Port - TTL	CEL or CER ≥ VIH Active Port Outputs	Mil.	SA LA	=====	80/80 80/80	195/190 160/155	80 80	185 150	mA
	Open, f = fMAX <sup>(4)</sup>	Com'l.	SA LA	80 180 80 145	80/80 80/80	175/170 140/135	40 40	130 95	IIIA	
ISB3	Full Standby Current (Both Ports - All	Both Ports CEL and CER ≥ Vcc -0.2V	Mil.	SA LA		1.0/1.0 0.2/0.2	30/30 10/10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	$V_{IN} \ge V_{CC} - 0.2V_{Of}$ $V_{IN} \le 0.2V_{I}f = 0^{(5)}$	Com'l,	SA LA	1.0 15 0.2 5	1.0/1.0 0.2/0.2	15/15 5/5	1.0 0.2	15 4.0	
IS84	Full Standby Current (One Port - All	One Port CEL or CER ≥ Vcc -0.2V	Mil.	SA LA		70/70 70/70	185/180 150/145	70 70	175 140	
	CMOS Level Inputs) Vi	V <sub>IN</sub> ≥ VCC -0.2V or V <sub>IN</sub> ≤ 0.2V Active Port Outputs Open, f = fMax <sup>(4)</sup>	Com'l.	SA LA	70 175 70 140	70/70 70/70	170/165 135/130	40 35	115 90	mA

2691 tbl 05

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1, 6)</sup> (Vcc = 5.0V ± 10%)

						1x45 1x45		21x55 21x55		1x70 <sup>(3)</sup> 1x70 <sup>(3)</sup>	
Symbol	Parameter	Test Conditions	Versi	on	Тур.	Max.	Тур.	Max.	Тур.	Max.	Uni
lcc	Dynamic Operating Current (Both Ports	CE = ViL Outputs Open	Mil.	SA LA	75 75	230 185	65 65	230 185	65 65	225 180	mA
	Active)	f = fMAX(4)	Com'l.	SA LA	75 75	190 145	65 65	180 140	_	-	'''
ISB1	Standby Current (Both Ports - TTL	CEL and CER ≥ VIH f = fMAX(4)	Mil.	SA LA	25 25	65 55	25 25	65 55	25 25	65 55	m/
	Level Inputs)		Com'l.	SA LA	25 25	65 45	25 25	65 45			
ISB2	Standby Current (One Port - TTL	CEL or CER ≥ VIH Active Port Outputs	Mil.	SA LA	40 40	135 110	40 40	135 110	40 40	135 110	m/
	Level Inputs)	Open, f = fMAX <sup>(4)</sup>	Com'l.	SA LA	40 40	120 85	40 40	115 85	=		
ISB3	Full Standby Current (Both Ports - All	Both Ports CEL and CEn ≥ Vcc -0.2V	Mil.	SA LA	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	m/
	CMOS Level Inputs)	Vin ≥ Vcc -0.2V or Vin ≤ 0.2V,f ± 0 <sup>(5)</sup>	Com'l.	SA LA	1.0 0.2	15 4.0	1.0 0.2	15 4.0		-	
IS84	Full Standby Current (One Port - All	One Port CEL or CER ≥ Vcc -0.2V	Mil.	SA LA	40 35	125 95	40 35	120 90	40 35	110 80	
	CMOS Level Inputs)	Vin ≥ Vcc -0.2V or Vin ≤ 0.2V Active Port Outputs Open, f = fMAX(4)	Com1.	SA LA	40 35	115 80	40 35	100 75	-	_	m



NOTES:

- 1. "x" in part numbers indicates power rating (SA or LA).
  2. 0°C to +70°C temperature range only.
  3. -55°C to +125°C temperature range only.
  4. At 1 = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency of read cycle of 1/txc, and using "AC TEST" CONDITIONS' of input levels of GND to 3V.
- f = 0 means no address or control lines change. Applies only to Inputs at CMOS level standby.
   Vcc = 5V, Ta = +25°C for Typ.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

## DATA RETENTION CHARACTERISTICS (LA Version Only)

T-46-23-	1	2
----------	---	---


Symbol	Parameter	Test Condition		IDT713: Min.	21LA/IDT71 Typ. <sup>(1)</sup>	421LA Max.	Unit
Vor	Vcc for Data Retention			2.0		0	V
ICCDR	Data Retention Current		MIL.		100	4000	μА
		Vcc = 2.0V, CE ≥ Vcc -0.2V	COML.	_	100	1500	μА
toda <sup>(3)</sup>	Chip Deselect to Data Retention Time	Vin ≥ Vcc -0.2V or Vin ≤ 0.2V		0 .			ns
tn <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>		<del>-</del>	ns

#### NOTES:

- 1. Vcc = 2V, TA = +25°C
  2. trc = Read Cycle Time
  3. This parameter is guaranteed but not tested.


#### 2691 tbl 07

## **DATA RETENTION WAVEFORM**



## **AC TEST CONDITIONS**

Input Rise/Fall Times 5ns Input Timing Reference Levels 1.5V Output Reference Levels 1.5V	Input Pulse Levels	GND to 3.0V
Output Reference Levels 1.5V	Input Rise/Fall Times	5ns
****	Input Timing Reference Levels	-1.5V
Outsit Lood Con Manual Control	Output Reference Levels	1.5V
Output Load See Figures 1, 2, and 3	Output Load	See Figures 1, 2, and 3



5٧ € 270Ω BUSY or INT 100pF (30pF for 20ns, 25ns, 30ns versions & 35ns military)

Figure 3. BUSY and INT Output Load




Figure 2. Output Load (for thz, tLz, twz, and tow)

\* Including scope and jig.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

# **AC ELECTRICAL CHARACTERISTICS OVER THE**

T-46-23-12

2691 tbl 09


5

OPERA	TING TEMPERATURE ANI	o sui	PLY	VOL	TAGE	RAN	1GE	5)						
		71321	(20 (2)	71321 71421	x25/30	7132 7142	1x35	7132	1x45 1x45			71321 71421		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max	Min.	Max.	Unit
Read Cycle														
tric	Read Cycle Time	20 💸	. —	25/30		35		45		55		70		ns
taa	Address Access Time	— <b>3</b>	20		25/30		35		45		55		70	ns
TACE	Chip Enable Access Time	%		_	25/30	_	35		45		55		70	ns
tAOE	Output Enable Access Time	<b>—</b> 🐰	10		12/15	_	25		30		35		40	ns
ton	Output Hold From Address Change	0 🥸		0/0		0		0		0		0		ns
1LZ	Output Low Z Time(1,4)	0 🐃	ž	0/0		5		5	_	5		5		ns
tHZ	Output High Z Time(1,4)	88	8	_	10/12	1	15	_	20	_	30	-	35	ns
tpu	Chip Enable to Power Up Time(4)	0 8		0/0		0	-	0		0		0		ns
tPD	Chip Disable to Power Down Time(4)	- 0	<sub>\$</sub> 50		50/50		50		50		50	_	50	ns


## NOTES:

- Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
   0°C to +70°C temperature range only.
- 2. 0°C to +70°C temperature range only.
  3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
  5. "x" in part numbers indicates power rating (SA or LA).

# TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1,2,4)



# TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1,3)



NOTES:

1. R/W is high for Read Cycles.

2. Device is continuously enabled, CE = Vil...

Addresses valid prior to or coincident with  $\overline{CE}$  transition low.  $\overline{OE} = Vit$ .

3. 4.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(7)

T-46-23-12

Symbol Write Cy	Parameter	71321x20 <sup>(2)</sup> 71421x20 <sup>(2)</sup> Min. Max.		x25/30 x25/30 Max.		1x35 1x35 Max.	Unit
two	Write Cycle Time <sup>(5)</sup>	20	00'00				
tew	Chip Enable to End of Write	20	25/30	_=_	35	_=	กร
taw	Address Valid to End of Write	15 🤲 —	20/25	_=_	30		ns
tas	Address Set-up Time	15	20/25		30		ns
tWP	Write Pulse Width (6)		0/0		0		ns
twn	Write Recovery Time		20/25		30		ns
tow	Data Valid to End of Write	0 💹 —	0/0		0	_	ns
tHZ	Output High Z Time(1,4)	10 🚟	12/15		20		กร
ton	Data Hold Time	8		10/12	-	15	ns
twz		0 🎆	0/0	_	0	==+	ns
	Write Enabled to Output in High Z(1,4)	8 8		10/12	_	15	ns
tow	Output Active From End of Write(1.4)	0 🚵 🗕	0/0		0		ns

2691 tol 10

# AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(7) (CONTINUED) 71321x45 71321x55 71321x70(3) 71421x45 71421x55 71421x70(3) **Symbol Parameter** Min. Max. Min. Max. Min. Max. Unit Write Cycle Write Cycle Time(5) twc 45 55 70 Chip Enable to End of Write ns 35 40 50 taw Address Valid to End of Write ns 35 40 Address Set-up Time 50 tas ns 0 Ó twp 0 Write Pulse Width (6) ns 35 40 50 twa Write Recovery Time ns 0 ٥ 0 Data Valid to End of Write tow ПŞ 20 20 30 Output High Z Time(1,4) 1HZ ns 20 30 35 ton Data Hold Time ns 0 0 ō Write Enabled to Output in High Z(1.4) twz ns 20 30 35 tow Output Active From End of Write(1,4) ns 0 0 ō ns 2691 tbl 11


#### NOTES:

- Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
- 0°C to +70°C temperature range only.
- -55°C to +125°C temperature range only.


- 3. \*55\*\*C to +125\*\*C temperature range only.
   4. This parameter guaranteed but not tested.
   5. For MASTER/SLAVE combination, two = tean + twp.
   6. Specified for OE at high (Refer to \*Timing Waveform of Write Cycle\*, Note 7).
   7. \*x\* in part numbers indicates power rating (SA or LA).

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, $R/\overline{W}$ CONTROLLED TIMING (1,2,3,7)

T-46-23-12



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING (1,2,3,5)



NOTES:

1. R\overline{\overline{W}} must be high during all address transitions.

2. A write occurs during the overlap (\text{text} or \text{twp} of a low \overline{\overline{W}} and a low \overline{R\overline{W}}.

3. twn is measured from the earlier of \overline{\overline{VE}} or \overline{R\overline{W}} going high to the end of the write cycle.

 With a measured from the earlier of CE of R/W going high to the end of the white cycle.
 During this period, the I/O pins are in the output state and input signals must not be applied.
 If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
 Transition is measured ±500mV from steady state with a 5pF load (including scope and Jig). This parameter is sampled and not 100% tested.
 If OE is low during a R/W controlled write cycle, the write pulse width must be larger of two or (twz + tww) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twe.

35/35

IDT71321SA/LA AND IDT71421SA/LA CMOS DUAL-PORT RAM 16K (2K x 8-BIT) WITH INTERRUPTS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

## **AC ELECTRICAL CHARACTERISTICS OVER THE** OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE®

T-46-23-12

Symbol	Parameter	71321x20 (1) 71421x20 <sup>(1)</sup> Min. Max,	71321x25 71421x25 Min. Ma	30 71	321x35 421x35 n. Max,	Unit
Busy 1	Iming (For Master IDT71321 Only)				··· ···	1 01111
tbaa	BUSY Access Time to Address	— <sub>8.,</sub> 20	<b>—</b> 25/	30 -	- 35	ns
<b>t</b> BDA	BUSY Disable Time to Address	20	- 20/		- 30	ns
18AC	BUSY Access Time to Chip Enable		- 20/		- 30	ns
tedo	BUSY Disable Time to Chip Enable	- 20	20/		- 25	ns
twoo	Write Pulse to Data Delay (3)	<b>—</b> 50	- 50/	<del></del>	- 60	ns
topp	Write Data Valid to Read Data Delay (3)	—···· 35	- 35/	···	- 35	ns
taps	Arbitration Priority Set-up Time(4)	5	5/5 -	- F		ns
teoo	BUSY Disable to Valid Data <sup>(5)</sup>	Note 5	- Not	e 5 -	- Note 5	ns
Busy T	iming (For Slave IDT71421 Only)				110,00	7 110
twa	Write to BUSY Input (6)	0 8 8 -	0/0	- 1 0		ns
twn	Write Hold After BUSY (7)	12% —	15/20 -	- 20	, _	ns
twoo	Write Pulse to Data Delay (9)	<b>—</b> 50	- 50/		- 60	ns
topp	Write Data Valid to Read Data Delay (9)	— 35	— 35/		- 35	ns

ns 2691 tbl 12

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE® (CONTINUED)

Symbol	Parameter		21x45 21x45 Max.		21x55 21x55 Max.	7142	1x70 <sup>(2)</sup> 1x70 <sup>(2)</sup> Max.	Unit					
Busy 1	liming (For Master IDT71321 Only)					1	inua.						
AABt	BUSY Access Time to Address	T	35	T	45		45	ns					
t8DA	BUSY Disable Time to Address		35	_	40	_	40	ns					
tBAC	BUSY Access Time to Chip Enable		30		35	_	35	ns					
tBDC	BUSY Disable Time to Chip Enable	_	25		. 30		30	ns					
twoo	Write Pulse to Data Delay (3)		70	_	80		90	ns					
topo	Write Data Valid to Read Data Delay (3)		45	_	55	<del>  -</del>	70	ns					
taps	Arbitration Priority Set-up Time(4)	5		5		5		ns					
tedo	BUSY Disable to Valid Data(5)		Note 5		Note 5	<del>  _</del> _	Note 5	ns					
Busy T	iming (For Slave IDT71421 Only)					·	110100	113					
twB	Write to BUSY Input(6)	0		0		0		ns					
twn	Write Hold After BUSY(7)	20		20		20		ns					
twoo	Write Pulse to Data Delay <sup>(9)</sup>		70		80		90	ns					
topo	Write Data Valid to Read Data Delay(9)		45		55		70	ns					
	······································				;		, -	4 .13					

- NOTES:

  1. 0°C to +70°C temperature range only.

  2. -55°C to +125°C temperature range only.

  3. Port-to-port delay through RAM cells from writing port to reading port. refer to "Timing Waveform of Read With BUSY (For Master IDT71321 only)".

  4. To ensure that the earlier of the two ports wins.

  5. topo is a calculated parameter and is the greater of 0, two-twp (actual) or topo tow (actual).


  6. To ensure that the write cycle is inhibited during contention.

- To ensure that a write cycle is ambitted defining contention.
   To ensure that a write cycle is completed after contention.
   "x" in part numbers indicates power rating (SA or LA).
   Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT71421

MILITARY AND COMMERCIAL TEMPERATURE RANGES

## TIMING WAVEFORM OF READ WITH BUSY (1,2,3) (FOR MASTER IDT71321)


T-46-23-12



### NOTES:


- 1. To ensure that the earlier of the two ports wins.
  2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
  4. OE at LO for the reading port.

# TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY<sup>(1,2,3)</sup> (FOR SLAVE IDT71421 ONLY)



- NOTES: Assume BUSY input at HI for the writing port, and OE at LO for the reading port.
   Write Cycle parameters should be adhered to in order to ensure proper writing.
   Device is continuously enabled for both ports.

## TIMING WAVEFORM OF WRITE WITH BUSY (FOR SLAVE IDT71421)







MILITARY AND COMMERCIAL TEMPERATURE RANGES

## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION (FOR MASTER IDT71321 ONLY)

T-46-23-12




## **CER VALID FIRST:**




## TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (FOR MASTER IDT71321 ONLY)(1)

## **LEFT ADDRESS VALID FIRST:**



## RIGHT ADDRESS VALID FIRST:



MILITARY AND COMMERCIAL TEMPERATURE RANGES

## **AC ELECTRICAL CHARACTERISTICS OVER THE** OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

T-46-23-12

Symbol	Parameter	71321SA/LA20 <sup>(1</sup> 71421SA/LA20 <sup>(1</sup> Min. Max.	71321S 71421S Min.	^\LA25/30 A/LA25/30 Max.		A/LA35 A/LA35 Max,	Unit
Interrup	t Timing	<u> </u>				· · · · · ·	
tAS	Address Set-up Time	0 % —	0		0		ns
twn	Write Recovery Time	0 🐃	0		- 0		ns
tins	Interrupt Set Time	💹 20	T	25/30	<b>—</b>	35	ns
ting	Interrupt Reset Time	- 20		25/30	_	35	ns

2691 tbl 14

## **AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (CONTINUED)**

Symbol	Parameter	71321SA/LA45 71421SA/LA45 Min. Max.		71321SA/LA55 71421SA/LA55 Min. Max.		71321SA/LA70 <sup>(2)</sup> 71421SA/LA70 <sup>(2)</sup> Min. Max.			
Interrup	t Timing								
tas	Address Set-up Time	0		0		0		ns	
twa	Write Recovery Time	0		0		0		ns	
tins	Interrupt Set Time		40	T -	45		50	ns	
ting	Interrupt Reset Time		40	T —	45		50	ns	


2691 tbl 15

NOTES: 1. 0°C to +70°C temperature range only.

2. -55°C to +125°C temperature range only.


## TIMING WAVEFORM OF INTERRUPT MODE (1, 2)

## LEFT SIDE SETS INTR:





## RIGHT SIDE CLEARS INTR:



NOTES:


1. CEL = CER = VL 2. INTL and INTR are reset (HIGH) during power up.

11


## TIMING WAVEFORM OF INTERRUPT MODE (1, 2)

T-46-23-12

RIGHT SIDE SETS INTL:




LEFT SIDE CLEARS INTL:



NOTES:
1. CEL = CER = VL
2. INTR and INTL are reset (HIGH) during power up.

## 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:
1. No arbitration in IDT71421 (SLAVE). BUSY-IN inhibits write in IDT71421 (SLAVE).

### **FUNCTIONAL DESCRIPTION**

The IDT71321/IDT71421 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. These devices have an automatic power-down feature controlled by CE. The CE controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected (CE high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (OE). In the read mode, the port's OE turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag (INT) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is set when the right port writes to memory location 7FE (HEX). The left port clears the interrupt by reading address location 7FE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

# ARBITRATION LOGIC FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CE}$ L and  $\overline{CE}$ R for access; or (2) if the  $\overline{CE}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's  $\overline{BUSY}$  flag is set and will reset when the port granted access completes its operation.

# DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMS in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.



**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

## **TRUTH TABLES**

T-46-23-12

## **TABLE I - NON-CONTENTION READ/WRITE CONTROL<sup>(4)</sup>**

Le	ft Or	Right	Port(1)	
R/W	CE	ŌĒ	D0-7	Function
X	Н	X	Z	Port Disabled and in Power Down Mode ISB2 or ISB4
Х	Н	X	Z	CER = CEL = H, Power Down Mode, IsB1 or IsB3
L.	L	Х	DATAIN	Data on Port Written into Memory (2)
Н	L	Ļ	DATAOUT	Data in Memory Output on Port(3)
H	L	Н	Z	High Impedance Outputs
NOTES	21			2601 161 16

CAPACITANCE (TA = +25°C, f = 1.0MHz)

		Unit
= 0V 11	П	pF
= 0V 11	1	pF
	= 00   1	= UV   11

NOTE:

2691 tbl 17

1. This parameter is determined by device characterization but is not 100% tested.

- 1. Aot-AioL ≠ AoR-AioR
  2. If BUSY = L, data is not written.
  3. If BUSY = L, data may not be valid, see two and teo timing.
  4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

### TABLE II - INTERRUPT FLAG(1, 4)

		Left Port			Right Port									
R/WL	CEL	OEL	AOL-A1OL	INTL	R/WR	CER	OER	AOL-A10R	INTR	Function				
L,	L	X	7FF	Х	Х	X	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag				
Χ	Х	Х	Х	Χ	Х	L	L	7FF	H <sup>(3)</sup>	Reset Right INTR Flag				
X	Х	Х	X	L(3)	L	Ļ	Х	7FE	Х	Set Left INTL Flag				
X	Ļ	L	7FE	H <sup>(2)</sup>	X	Х	Х	X	Х	Reset Left INTL Flag				

2691 tbl 18

- NOTES:
- 1. Assumes BUSYL = BUSYR = H.
  2. If BUSYL = L, then NC.
  3. If BUSYR = L, then NC.

- 4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.

## TABLE III - ARBITRATION (1, 2)

Lef	t Port	Rigi	nt Port	Fl	ags	· · · · · · · · · · · · · · · · · · ·
CEL	AOL-A1OL	CER	AOR-A10R	BUSYL	BUSYR	Function
Н	X	Н	X	Н	Н	No Contention
L	Any	Н	X	Н	H	No Contention
Н	X	L	Any	Н	Н	No Contention
Ļ	≠ AoR-A1oR	L	≠ AoL-A10L	Н	Н	No Contention
Address Arb	itration With CE I	ow Before Add	ress Match			
<u>L</u>	LV5R	L	LV5R	H	Ĺ ·	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
Ĺ	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CE Arbitratio	n With Address I	Match Before C				· · · · · · · · · · · · · · · · · · ·
LL5R	= A0R-A10R	LL5R	= AoL-AtoL	Н	Ļ	L-Port Wins
RL5L	= Aor-Ator	RL5L	= A0L-A10L	L L	Н	R-Port Wins
LW5R	= AOR-A10R	LW5R	= A0L-A10L	H	L	Arbitration Resolved
LW5R	= A0R-A10R	LW5R	= A0L-A10L	L	Н	Arbitration Resolved

NOTES:

1. INT Flags Don't Care.

1. INI Flags Don't Care.

2. X = DON'T CARE, L = LOW, H = HIGH

LVSR = Left Address Valid ≥ 5ns before right address.

RV5L = Right Address Valid ≥ 5ns before left address.

Same = Left and Right Addresses match within 5ns of each other.

LLSR = Left ČE = LOW ≥ 5ns before Right ČE.

RL5L = Right ČE = LOW ≥ 5ns before Left ČE.

LW5R = Left and Right ČE = LOW within 5ns of each other.

2691 tbl 19