

LH534200B

CMOS 4M (512K × 8) Mask Programmable ROM

FEATURES

- 524,288 × 8 bit organization
 - Access time: 200 ns (MAX.)
 - Power consumption:
Operating: 275 mW (MAX.)
 - Mask-programmable OE₁/OE₁/DC
 - Fully static operation
 - TTL compatible I/O
 - Three-state outputs
 - Single +5 V power supply
 - Packages:
32-pin, 600-mil DIP
Compatible with 28-pin 1M mask
ROM-specific pinout

DESCRIPTION

The LH534200B is a mask programmable ROM organized as $524,288 \times 8$ bits. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP Package




Figure 2. LH534200B Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A ₀ - A ₁₈	Address input	
D ₀ - D ₇	Data output	
OE	Output Enable input	

SIGNAL	PIN NAME	NOTE
OE ₁ /OE ₁ /DC	Output Enable input/Don't Care	1
V _{CC}	Power supply (+5 V)	
GND	Ground	

NOTE:

1. The active level of OE₁/OE₁/DC is mask programmable.
Selecting DC allows the outputs to be active for both high and low levels that are applied to this pin.
It is recommended to apply either a HIGH or a LOW to the DC pin.

CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V_{CC} pin and the GND pin.

TRUTH TABLE

\overline{OE}	OE_1/\overline{OE}_1	MODE	$D_0 - D_7$	SUPPLY CURRENT
H	X	Non selected	High-Z	Operating (Icc)
X	L/H	Non selected	High-Z	Operating (Icc)
L	H/L	Selected	DOUT	Operating (Icc)

NOTE:

X = H or L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _{CC}	-0.3 to +7.0	V	
Input voltage	V _{IN}	-0.3 to V _{CC} +0.3	V	1
Output voltage	V _{OUT}	-0.3 to V _{CC} +0.3	V	
Operating temperature	T _{OPR}	0 to +70	°C	
Storage temperature	T _{STG}	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V

DC CHARACTERISTICS (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	V _{IL}		-0.3		0.8	V	
Input "High" voltage	V _{IH}		2.2		V _{CC} +0.3	V	
Output "Low" voltage	V _{OL}	I _{OL} = 2.0 mA			0.4	V	
Output "High" voltage	V _{OH}	I _{OH} = -400 μA	2.4			V	
Input leakage current	I _{LI}	V _{IN} = 0 V to V _{CC}			10	μA	
Output leakage current	I _{LO}	V _{OUT} = 0 V to V _{CC}			10	μA	1
Operating current	I _{CC1}	t _{RC} = 200 ns			50	mA	2
	I _{CC2}	t _{RC} = 1 μs			45		
	I _{CC3}	t _{RC} = 200 ns			45	mA	3
	I _{CC4}	t _{RC} = 1 μs			40		

NOTES:

1. $OE/\overline{OE}_1 = V_{IH}$ or $OE_1 = V_{IL}$
2. $V_{IN} = V_{IH}/V_{IL}$, outputs open
3. $V_{IN} = (V_{CC} - 0.2 V)$ or 0.2 V, outputs open

AC CHARACTERISTICS (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t _{RC}	200		ns	
Address access time	t _{AA}		200	ns	
Output enable time	t _{OE}		80	ns	
Output hold time	t _{OH}	10		ns	
OE to output in High-Z	t _{OHZ}		80	ns	1

NOTE:



1. This is the time required for the outputs to become high-impedance.

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

CAPACITANCE (V_{CC} = 5 V ± 10%, f = 1 MHz, T_A = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	C _{IN}			10	pF
Output capacitance	C _{OUT}			10	pF

**Figure 3. Timing Diagram****ORDERING INFORMATION**

CMOS 4M (512K × 8) Mask Programmable ROM

Example: LH534200BD-20 (CMOS 4M (512K × 8) Mask Programmable ROM, 200 ns, 32-pin, 600-mil DIP)

534200B-4