# MEMORY Un-Buffered

## 1 M × 64 BIT HYPER PAGE MODE DRAM SO-DIMM

## MB8501E064AA-60/-70/-60L/-70L

144 pin, 1 M × 64 BIT Hyper Page Mode SO-DIMM, 3.3 V, 1-bank, 1 KR

### **■ DESCRIPTION**

The Fujitsu MB8501E064AA is a fully decoded, CMOS Dynamic Random Access Memory (DRAM) module consisting of four MB81V18165A devices. The MB8501E064AA is optimized for those applications requiring small size package, low power consumption, enhanced performance. The operation and electrical characteristics of the MB8501E064AA are the same as the MB81V18165A which features hyper page mode (EDO) operation. For ease of memory expansion, the MB8501E064AA is offered in an 144-pin Small Outline Dual In-line Memory Module package (SO-DIMM).

#### ■ PRODUCT LINE & FEATURES

Paramete	\r		MB8501	E064AA		
Faramete	;1	-60	-60L	-70	-70L	
RAS Access Time	RAS Access Time			70 ns max.		
Random Cycle Time		104 n	s min.	124 ns min.		
Address Access Time		30 ns	max.	35 ns max.		
CAS Access Time	AS Access Time		max.	17 ns	max.	
Hyper Page Mode Cycle T	ime	25 ns min.		30 ns	min.	
Dower Dissipation (may)	Operating Mode	2592 mW		2592 mW 2448 mV		
Power Dissipation (max.)	Standby Mode	28.8 mW	14.4 mW	28.8 mW	14.4 mW	


- Conformed to 144-pin SO-DIMM JEDEC standard
- Organization: 1,048,576 words × 64 bits
- Module Size: 1.00" (height) × 2.66" (length) × 0.15" (thick)
- Memory: MB81V18165A

 $(1 \text{ M} \times 16, 1 \text{ K ref.}, 3.3 \text{ V}), 4 \text{ pcs}$ 

•  $3.3 \text{ V} \pm 0.3 \text{ V}$  Supply Voltage


- 1,024 Refresh Cycles/16.4 ms
- Hyper Page Operation (EDO)
- Serial Presence Detect (Serial EEPROM)
- RAS Only Refresh/CAS-before-RAS Refresh
- Package and Ordering Information: 144-pin SO-DIMM, order as MB8501E064AA-xxDG (DG = Gold Pad)

### **■ PACKAGE**



## **Package and Ordering Information**

- 144-pin SO-DIMM, order as MB8501E064AA-xxDG (DG = Gold Pad)



## **■ PIN ASSIGNMENTS**

Pin No.	MB8501E064AA	Pin No.	MB8501E064AA	Pin No.	MB8501E064AA	Pin No.	MB8501E064AA
1	Vss	37	DQ8	73	ŌĒ	109	<b>A</b> 9
2	Vss	38	DQ <sub>40</sub>	74	N.C.	110	N.C.
3	DQ <sub>0</sub>	39	DQ <sub>9</sub>	75	Vss	111	N.C.
4	DQ <sub>32</sub>	40	DQ <sub>41</sub>	76	Vss	112	N.C.
5	DQ <sub>1</sub>	41	DQ <sub>10</sub>	77	N.C.	113	Vcc
6	DQ33	42	DQ <sub>42</sub>	78	N.C.	114	Vcc
7	DQ <sub>2</sub>	43	DQ <sub>11</sub>	79	N.C.	115	CAS <sub>2</sub>
8	DQ <sub>34</sub>	44	DQ <sub>43</sub>	80	N.C.	116	CAS <sub>6</sub>
9	DQ₃	45	Vcc	81	Vcc	117	<del>CAS</del> ₃
10	DQ <sub>35</sub>	46	Vcc	82	Vcc	118	CAS <sub>7</sub>
11	Vcc	47	DQ <sub>12</sub>	83	DQ <sub>16</sub>	119	Vss
12	Vcc	48	DQ44	84	DQ <sub>48</sub>	120	Vss
13	DQ <sub>4</sub>	49	DQ <sub>13</sub>	85	DQ <sub>17</sub>	121	DQ <sub>24</sub>
14	DQ <sub>36</sub>	50	DQ <sub>45</sub>	86	DQ49	122	DQ <sub>56</sub>
15	DQ <sub>5</sub>	51	DQ <sub>14</sub>	87	DQ <sub>18</sub>	123	DQ <sub>25</sub>
16	DQ37	52	DQ <sub>46</sub>	88	DQ50	124	DQ <sub>57</sub>
17	DQ <sub>6</sub>	53	DQ <sub>15</sub>	89	DQ19	125	DQ <sub>26</sub>
18	DQ38	54	DQ <sub>47</sub>	90	DQ <sub>51</sub>	126	DQ <sub>58</sub>
19	DQ <sub>7</sub>	55	Vss	91	Vss	127	DQ <sub>27</sub>
20	DQ39	56	Vss	92	Vss	128	DQ <sub>59</sub>
21	Vss	57	N.C.	93	DQ <sub>20</sub>	129	Vcc
22	Vss	58	N.C.	94	DQ <sub>52</sub>	130	Vcc
23	<del>C</del> AS₀	59	N.C.	95	DQ <sub>21</sub>	131	DQ <sub>28</sub>
24	CAS <sub>4</sub>	60	N.C.	96	DQ <sub>53</sub>	132	DQ <sub>60</sub>
25	CAS₁	61	N.C.	97	DQ <sub>22</sub>	133	DQ <sub>29</sub>
26	<del>C</del> AS₅	62	N.C.	98	DQ <sub>54</sub>	134	DQ <sub>61</sub>
27	Vcc	63	Vcc	99	DQ <sub>23</sub>	135	DQ30
28	Vcc	64	Vcc	100	DQ <sub>55</sub>	136	DQ <sub>62</sub>
29	A <sub>0</sub>	65	N.C.	101	Vcc	137	DQ31
30	<b>A</b> <sub>3</sub>	66	N.C.	102	Vcc	138	DQ <sub>63</sub>
31	A <sub>1</sub>	67	WE	103	<b>A</b> 6	139	Vss
32	A4	68	N.C.	104	A <sub>7</sub>	140	Vss
33	A <sub>2</sub>	69	RAS₀	105	A <sub>8</sub>	141	SDA
34	<b>A</b> 5	70	N.C.	106	N.C.	142	SCL
35	Vss	71	N.C.	107	Vss	143	Vcc
36	Vss	72	N.C.	108	Vss	144	Vcc

## **■ PIN DESCRIPTIONS**

Symbol	Function	Input/Output	Pin Count
Ao to Ao	Address Input	Input	10
RAS <sub>0</sub>	Row Address Strobe	Input	1
CAS₀ to CAS <sub>7</sub>	Column Address Strobe	Input	8
WE	Write Enable	Input	1
ŌĒ	Output Enable	Input	1
DQ <sub>0</sub> to DQ <sub>63</sub>	Data-input/Data-output	Input/Output	64
SCL	Serial PD Clock	Input	1
SDA	Serial PD I/O	Input/Output	1
Vcc	Power Supply	_	18
Vss	Ground	_	18
N.C.	No Connection	_	21

## ■ SERIAL PRESENCE DETECT (SPD) TABLE

Byte	Functio	n Describe	d	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	Number of Bytes Us Module Manufacture		12 Bytes	0	0	0	0	1	1	0	0
1	Total SPD Memory S	Size	256 Bytes	0	0	0	0	1	0	0	0
2	Memory Type		EDO	0	0	0	0	0	0	1	0
3	Number of Row Add	resses	10 Addresses	0	0	0	0	1	0	1	0
4	Number of Column A	Addresses	10 Addresses	0	0	0	0	1	0	1	0
5	Number of Banks		1 Bank	0	0	0	0	0	0	0	1
6	Module Data Width (	1)	64 Bits	0	1	0	0	0	0	0	0
7	Module Data Width (2)		+0 Bits	0	0	0	0	0	0	0	0
8	Module Interface Levels		LVTTL	0	0	0	0	0	0	0	1
9	RAS Access Time (trac)		60 ns	0	0	1	1	1	1	0	0
9	TAS Access Time (t	RAC)	70 ns	0	1	0	0	0	1	1	0
10	CAS Access Time (t	oo)	15 ns	0	0	0	0	1	1	1	1
10	CAS Access Time (t	CAC)	17 ns	0	0	0	1	0	0	0	1
11	Module Configuratio (Parity or ECC or No	n Type one)	None	0	0	0	0	0	0	0	0
12	Pofroch Pato/Typo	Normal, Se	elf Refresh	1	0	0	0	0	0	0	0
12	Refresh Rate/Type Lo		Self Refresh	1	0	0	0	0	1	0	1
13 to 31	Reserved for Future	Offerings —		_	_	_	_	_	_	_	_
32 to 63	Superset Information		_	_	_	_	_	_	_	_	_
64 to 127	Manufacturer's Information		_	_	_	_	_	_	_	_	_
128 to 255	Unused Storage Loc	ations		_	_	_	_	_	_	_	_

**Note:** Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.

### ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Supply Voltage	Vcc	-0.5 to +4.6	V
Input Voltage	Vin	-0.5 to +4.6	V
Output Voltage	Vouт	-0.5 to +4.6	V
Short Circuit Output Current	Іоит	-50 to +50	mA
Power Dissipation	P <sub>D</sub>	4	W
Storage Temperature	Тѕтс	-55 to +125	°C

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

### (Referenced to Vss)

Parameter	Symbol			Unit		
Farameter	Symbol	Min.	Тур.	Max.	Offic	
Supply Voltage	Vcc	3.0	3.3	3.6	V	
Ground	Vss	_	0	0	V	
Input High Voltage, All Inputs	ViH	2.0	_	Vcc + 0.3 V	V	
Input Low Voltage, All Inputs*	VıL	-0.3	_	0.8	V	
Ambient Temperature	TA	0	_	+70	°C	

**Note:** \* Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

### **■** CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = +3.3 \text{ V})$ 

Parameter		Symbol	Va	lue	Unit
Parameter		Symbol	Min.	Max.	Offic
lanut Conscitonos	A <sub>0</sub> to A <sub>9</sub>	C <sub>IN1</sub>	_	28	pF
	RAS <sub>0</sub>	C <sub>IN2</sub>	_	23	pF
	CAS₀ to CAS <sub>7</sub>	Сімз	_	12	pF
Input Capacitance	WE	C <sub>IN4</sub>	_	24	pF
	ŌĒ	C <sub>IN5</sub>	_	24	pF
	SCL	CIN6	_	8	pF
Innut/Output Canacitance	DQo to DQ63	CDQ	_	13	pF
Input/Output Capacitance	SDA	CSDA	_	8	pF

### **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.)

Parameter A	Notes		Test Condition	Cumbal	Min.	Ma	ax.	Unit
Parameter N	votes		rest Condition	Symbol	IVIIII.	-60/-70	-60L/-70L	Unit
Output High Voltage	*1		lон = −2.0 mA	Vон	2.4	_	_	V
Output Low Voltage	*1		IoL = +2.0 mA	Vol	_	0	.4	V
		CAS	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}},$		-10	1	0	
Input Leakage Curren	nt	Others	$3.0 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V},$ $\text{V}_{\text{SS}} = 0 \text{ V}, \text{ all other pins}$ not under test = 0  V	I <sub>I(L)</sub>	-30	30		μΑ
Output Leakage Curre	ent		$\begin{array}{l} \text{0 V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{3.0 V} \leq \text{V}_{\text{CC}} \leq \text{3.6 V}, \\ \text{Data out disabled} \end{array}$	I <sub>O(L)</sub>	-10	1	0	μА
Operating Current (Average Power *2		MB8501E064AA -60/-60L	RAS & CAS cycling,	Icc1	_	72	20	mA
Supply Current)	۷	MB8501E064AA -70/-70L	trc = min.	ICC1		680		IIIA
Standby Current	*2	TTL Level	$\overline{RAS} = \overline{CAS} = V_{IH}$		_	8	4	A
(Power Supply Current)	2	CMOS Level	$\overline{RAS} = \overline{CAS} \ge Vcc - 0.2 V$	- Icc2	_	4	0.6	mA
Refresh Current #1	*2	MB8501E064AA -60/-60L	CAS = VIH,		_	72	20	mA
(Average Power Supply Current)		MB8501E064AA -70/-70L	RAS = cycling, trc = min.	Іссз	_	680		1117 (
Hyper Page Mode	MB8501E064AA -60/-60L	MB8501E064AA -60/-60L	RAS = V <sub>I</sub> L, CAS = cycling,	Icc4	_	440		mA
Current	۷	MB8501E064AA -70/-70L	thec = min.	ICC4	_	400		IIIA
Refresh Current #2 (Average Power	*2	MB8501E064AA -60/-60L	RAS = cycling, CAS-before-RAS,	Icc5	_	68	80	mA
Supply Current)		MB8501E064AA -70/-70L	trc = min.	1003	_	64	40	III/A
Battery Backup Current	*2	MB8501E064AA -60/-70	$\begin{array}{l} \overline{RAS} = cycling, \\ \overline{CAS} \text{-before-}\overline{RAS}, \\ t_{RAS} = min. \ to \ 300 \ ns \\ V_{IH} \geq V_{CC} - 0.2 \ V, \\ V_{IL} \leq 0.2 \ V, \ t_{RC} = 16 \ \mu s \end{array}$	loos	_	8	_	mA
(Average Power Supply Current)	e Power RAS = cvcling.	- Icce	_	_	1.2	mA		
Refresh Current #3 (Average Power Supp	Refresh Current #3 (Average Power Supply Current)			Icc <sub>9</sub>		4	1	mA

Notes: \*1. Referenced to Vss.

Icc depends on the number of address change as  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$  and  $V_{IL} > -0.3 \text{ V}$ . Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ . Icc2 are specified during  $\overline{RAS} = V_{IH}$  and  $V_{IL} > -0.3 \text{ V}$ . Icc6 is measured on condition that all address signals are fixed steady state.

<sup>\*2.</sup> Icc depends on the output load conditions and cycle rate. The specific values are obtained with the output open.

### ■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

No.	Doromotor	Notos	Symbol	MB8501E0	64AA-60/-60L	MB8501E06	4AA-70/-70L	Unit
NO.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
4	Time between Defreeh	-60/-70	4	_	16.4	_	16.4	ms
1	Time between Refresh	-60L/-70L	<b>t</b> ref	_	128	_	128	ms
2	Random Read/Write Cycle Tir	ne	<b>t</b> RC	104	_	124	_	ns
3	Read-Modify-Write Cycle Time	)	trwc	138	_	162	_	ns
4	Access Time from RAS	*4, 7	<b>t</b> rac	_	60	_	70	ns
5	Access Time from CAS	*5, 7	<b>t</b> cac	_	15	_	17	ns
6	Column Address Access Time	*6, 7	<b>t</b> AA	_	30	_	35	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Hold Time from CAS		tонс	5	_	5	_	ns
9	Output Buffer Turn On Delay T	ïme	ton	0	_	0	_	ns
10	Output Buffer Turn Off Delay T	ime *8	<b>t</b> off	_	15	_	17	ns
11	Output Buffer Turn Off Delay Time from RAS	*8	<b>t</b> ofr	_	15	_	17	ns
12	Output Buffer Turn Off Delay Time from WE	*8	twez	_	15	_	17	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		<b>t</b> rp	40	_	50	_	ns
15	RAS Pulse Width		<b>t</b> ras	60	100000	70	100000	ns
16	RAS Hold Time		<b>t</b> rsh	15	_	17	_	ns
17	CAS to RAS Precharge Time		<b>t</b> CRP	5	_	5	_	ns
18	RAS to CAS Delay Time	*9, 10	<b>t</b> RCD	14	45	14	53	ns
19	CAS Pulse Width		<b>t</b> cas	10	_	13	_	ns
20	CAS Hold Time		<b>t</b> csH	40	_	50	_	ns
21	CAS Precharge Time (Normal	) *17	<b>t</b> CPN	10	_	10	_	ns
22	Row Address Set Up Time		<b>t</b> asr	0	_	0	_	ns
23	Row Address Hold Time		<b>t</b> rah	10	_	10	_	ns
24	Column Address Set Up Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		<b>t</b> CAH	10	_	10	_	ns
26	Column Address Hold Time fro	om	<b>t</b> ar	24	_	24	_	ns
27	RAS to Column Address Dela Time	<sup>y</sup> *11	<b>t</b> rad	12	30	12	35	ns
28	Column Address to RAS Lead	Time	tral	30	_	35	_	ns

(Continued)

NI -	Barana dan Mala	0	MB8501E06	54AA-60/-60L	MB8501E06	4AA-70/-70L	11
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
29	Column Address to CAS Lead Time	<b>t</b> CAL	23	_	28	_	ns
30	Read Command Set Up Time	trcs	0	_	0	_	ns
31	Read Command Hold Time Referenced to RAS *12	<b>t</b> rrh	0	_	0	_	ns
32	Read Command Hold Time Referenced to CAS *12	<b>t</b> RCH	0	_	0	_	ns
33	Write Command Set Up Time *13, 18	twcs	0	_	0	_	ns
34	Write Command Hold Time	<b>t</b> wcH	10	_	10	_	ns
35	Write Command Hold Time from RAS	twcr	24	_	24	_	ns
36	WE Pulse Width	<b>t</b> wp	10	_	10	_	ns
37	Write Command to RAS Lead Time	<b>t</b> RWL	15	_	17	_	ns
38	Write Command to CAS Lead Time	tcwL	10	_	13	_	ns
39	DIN Set Up Time	<b>t</b> DS	0	_	0	_	ns
40	DIN Hold Time	tон	10	_	10	_	ns
41	Data Hold Time from RAS	<b>t</b> DHR	24	_	24	_	ns
42	RAS to WE Delay Time *18	<b>t</b> RWD	77	_	89	_	ns
43	CAS to WE Delay Time *18	tcwd	32	_	36	_	ns
44	Column Address to WE Delay Time *18	tawd	47	_	54	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)	<b>t</b> RPC	5	_	5	_	ns
46	CAS Set Up Time (C-B-R Refresh)	tcsr	0	_	0	_	ns
47	CAS Hold Time (C-B-R Refresh)	tchr	10	_	12	_	ns
48	Access Time from OE *7	<b>t</b> oea	_	15	_	17	ns
49	Output Buffer Turn Off Delay from *8	toez	_	15	_	17	ns
50	OE to RAS Lead Time for Valid Data	toel	10	_	10	_	ns
51	OE to CAS Lead Time	<b>t</b> col	5	_	5	_	ns
52	OE Hold Time Referenced to WE *14	tоен	5	_	5	_	ns
53	OE to Data in Delay Time	toed	15	_	17	_	ns
54	RAS to Data in Delay Time	<b>t</b> RDD	15	_	17	_	ns
55	CAS to Data in Delay Time	tcdd	15	_	17	_	ns
56	DIN to CAS Delay Time *15	<b>t</b> dzc	0	_	0	_	ns
57	DIN to OE Delay Time *15	<b>t</b> DZO	0	_	0	_	ns

(Continued)

## (Continued)

Na	Dougnation Note	a Cumbal	MB8501E06	4AA-60/-60L	MB8501E06	4AA-70/-70L	I Im ia
No.	Parameter Note	s   Symbol	Min.	Max.	Min.	Max.	Unit
58	OE Precharge Time	toep	8	_	8	_	ns
59	OE Hold Time Referenced to CAS	<b>t</b> oech	10	_	10	_	ns
60	WE Precharge Time	twpz	8	_	8	_	ns
61	WE to Data in Delay Time	twed	15	_	17	_	ns
62	Hyper Page Mode RAS Pulse Width	<b>t</b> rasp	_	100000	_	100000	ns
63	Hyper Page Mode Read/Write Cycle Time	<b>t</b> HPC	25	_	30	_	ns
64	Hyper Page Mode Read-Modify- Write Cycle Time	<b>t</b> HPRWC	69	_	79	_	ns
65	Access Time from CAS Precharge *7,	6 tcpa	_	35	_	40	ns
66	Hyper Page Mode CAS Precharge Time	<b>t</b> cp	10	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge	<b>t</b> RHCP	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	8 tcpwd	52	_	59	_	ns
69	RAS Pulse Width (Self Refresh) **	9 trass	100	_	100	_	ns
70	RAS Precharge Time (Self kefresh)	9 trps	104	_	124	_	ns
71	CAS Hold Time (Self Refresh) *-	9 tchs	-50		<b>-</b> 50		ns

- Notes: \*1. An initial pause (RAS = CAS = V<sub>H</sub>) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. If an internal refresh counter is used, a minimum of eight CAS-before-RAS initialization cycles are required instead of eight RAS cycles.
  - \*2. AC characteristics assume  $t_T = 5$  ns.
  - \*3. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measureing the timing of input signals. Transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
  - \*4. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD and/or tRAD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD and/or tRAD exceeds the value shown.
  - \*5. If trcd ≥ trcd (max), trad ≥ trad (max), and tasc ≥ taa tcac tr, access time is tcac.
  - \*6. If trad≥ trad (max) and tasc ≤ taa tcac tr, access time is taa.
  - \*7. Measured with a load equivalent to two TTL loads and 100 pF.
  - \*8. toff, toez, toff and twez are specified that output buffer change to high-impedance state.
  - \*9. Operation within the trop (max) limit ensures that trac (max) can be met. trop (max) is specified as a reference point only; if trop is greater than the specified trop (max) limit, access time is controlled exclusively by trac or trace.
  - \*10.  $t_{RCD}$  (min) =  $t_{RAH}$  (min)+ 2  $t_{T}$  +  $t_{ASC}$  (min).
  - \*11. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
  - \*12. Either trrh or trch must be satisfied for a read cycle.
  - \*13. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
  - \*14. Assumes that twcs < twcs (min).
  - \*15. Either tozc or tozo must be satisfied.
  - \*16. tcpa is access time from the selection of a new column address (caused by changing  $\overline{\text{CAS}}$  from "L" to "H"). Therefore, if tcp become long, tcpa also become longer than tcpa (max).
  - \*17. Assumes that CAS-before-RAS refresh.
  - \*18. twcs, tcwb, trwb, tawb, and tcpwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Dout pin will maintain high-impedance state thoughout the entire cycle. If tcwb ≥ tcwb (min), trwb ≥ tcwb (min), trwb ≥ tcpwb (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying trwb, tcwb, trab and tcal specifications.
  - \*19. Assumes that self refresh.

<sup>\*</sup>Source: See MB81V18165A Data Sheet for details on the electricals.

## ■ SERIAL PRESENCE DETECT (SPD) FUNCTION

#### 1 PIN DESCRIPTIONS

### **SCL (Serial Clock)**

SCL input is used to clock all data input/output of SPD.

#### **SDA (Serial Data)**

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

#### SA<sub>0</sub>, SA<sub>1</sub>, SA<sub>2</sub> (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other. For this module, any address inputs are not required because all addresses  $(SA_0, SA_1, SA_2)$  are driven to  $V_{SS}$  on the module.

#### 2. SPD OPERATIONS

#### **CLOCK and DATA CONVENTION**


Data states on the SDA can change only during SCL=Low. SDA state changes during SCL = High are indicated start and stop conditions. Refer to Fig.2 below.

#### START CONDITION

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL = High. SPD will not respond to any command until this condition has been met.

### STOP CONDITION

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL = High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.



#### **ACKNOWLEDGE**

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If anacknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.


### SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig.3 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices-namely up to eight modules- on the bus. The eight addresses for eight SPD devices are defined by the state of the SA<sub>0</sub>, SA<sub>1</sub> and SA<sub>2</sub> inputs. For this module, the three bits are fixed as 000[B] because all addresses are driven to Vss on the module. Therefore, no address inputs are required.

The last bit of the slave address defines the operation to be performed. When  $R/\overline{W}$  bit is "1", a read operation is selected, when  $R/\overline{W}$  bit is "0", a write operation is selected.


Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of  $SA_0$ ,  $SA_1$ , and  $SA_2$  inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the  $R/\overline{W}$  bit, the SPD will execute a read or write operation.



#### 3 READ OPERATIONS


### **CURRENT ADDRESS READ**

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address (n+1). Upon receipt of the slave address with the  $R/\overline{W}$  bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.4 for the sequence of address, acknowledge and data transfer.



#### **RANDOM READ**


Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the  $R/\overline{W}$  bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the  $R/\overline{W}$  bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.5 for the sequence of address, acknowledge and data transfer.



#### **SEQUENTIAL READ**

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.6 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address (n) followed by the data from address (n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address 0 and the SPD continues to output data for each acknowledge received.



#### 4. DC CHARACTERISTICS

Parameter	Note	Test Condition	Symbol	Min.	Max.	Unit
Input Leakage Current		0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	Sılı	-10	10	μΑ
Output Leakage Current		0 V ≤ Vout ≤ Vcc	Silo	-10	10	μΑ
Output Low Voltage	*1	loL = 3.0 mA	Svol	_	0.4	V

Note: \*1. Referenced to Vss.

## **FUJITSU I IMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3753 Fax: (044) 754-3329

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000

Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281 0770 Fax: (65) 281 0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9704

© FUJITSU LIMITED Printed in Japan