SLVS128 - OCTOBER 1995

3.3∨

 Fully Integrated V_{CC} and V_{pp} Switching for Dual-Slot PC Card™ Interface 	DF or DB PACKAGE (TOP VIEW)		
Suspend Mode (3.3 V only)	5V 🗔 10	30 T 5V	
 Compatible With Controllers From Cirrus, 	5V 🗀 2	29 B_VPP_PGM	
Intel, and Texas Instruments	A_VPP_PGM 📺 3	28 B VPP VCC	
Meets PCMCIA Standards	A_VPP_VCC4	27 B_VCC5	
Internal Charge Pump (No External	A_VCC55	26 B_VCC3	
Capacitors Required) – 12-V Supply Can Be	A_VCC3 CC 6	25 NC	
Disabled Except for Programming	12V 🗔 7	24 🗔 12V	
• • •	AVPP [8	23 BVPP	
 Short Circuit and Thermal Protection 	AVCC ====9	22 BVCC	
 SSOP (30) Package Less than 2 mm High 	AVCC [10	21 BVCC	
 Compatible With 3.3-V, 5-V and 12-V PC 	AVCC [11	20 BVCC	
Cards	GND 💷 12	19 NC	
• Power Saving Inp = 83 #A Typ Io = 1 #A	NC 13	18 🞞 ÖC	

NC - No Internal Connection

description

3.3-V Switch)

Break-Before-Make Switching

Low $r_{DS(on)}$ (150-m Ω 5-V Switch; 200-m Ω

The TPS2205 PC Card (PCMCIA) power interface switch provides an integrated power-management solution for two PC Cards. All of the discrete power MOSFETs, a logic section, current limiting and reporting, and thermal protection for PC Card control are combined on a single integrated circuit (IC), using the Texas Instruments LinBiCMOS™ process. The circuit allows the distribution of 3.3-V, 5-V and/or 12-V card power and is compatible with most PCMCIA controllers. The suspend mode allows the TPS2205 to operate off of 3.3-V input pins during modem or pager operations. The current-limiting feature eliminates the need for fuses, which reduces component count and improves reliability; current-limit reporting can help the user isolate a system fault to a bad card.

The TPS2205 maximizes battery life by generating its own switch-drive voltage using an internal charge pump. Therefore, the 12-V supply can be powered down and only brought out of standby when flash memory needs to be written to or erased. End equipment for the TPS2205 includes notebook computers, desktop computers, personal digital assistants (PDAs), digital cameras, handiterminals, and bar-code scanners.

The TPS2205I is only available in the DB package, left-end taped and reeled (indicated by the LE suffix on the device type; when ordering, specify TPS2205IDBLE).

LinBiCMOS is a trademark of Texas Instruments Incorporated. PC Card is a trademark of PCMCIA (Personal Computer Memory Card International Association).

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.

8961724 0100044 937




Copyright @ 1995, Texas Instruments Incorporated

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

6-127

SLVS128 - OCTOBER 1995

typical PC Card power distribution application



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†


Supply voltage range, V _{DD}	–0.3 V to 7 V
Input voltage range for card power: V _{I(5V)}	0.3 V to 7 V
V _I (3.3V) · · · · · · · · · · · · · · · · · · ·	0.3 V to V _{I(5V)}
V _I (3.3V) · · · · · · · · · · · · · · · · · · ·	0.3 V to 14 V
VI(12V)	-0.3 V to 7 V
Logic input voltage	O - Dissipation Deting Toble
Continuous total power dissipation	See Dissipation hatting rable
Output current (each card): I _{O(xVCC)}	internally limited
lO(xVPP) ·······	internally limited
O(xVPP)	40°C to 150°C
Operating virtual junction temperature range, TJ	40 0 10 150 0
Operating free-air temperature range, T _A	
Operating free-all temperature range, 14	-55°C to 150°C
Storage temperature range, T _{stg}	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	200 C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	
DF	1158 mW	9.26 mW/°C	741 mW	602 mW	
DB	1024 mW	8.2 mW/°C	655 mW	532 mW	

[‡] These devices are mounted on an FR4 board with no special thermal considerations.





POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

SLVS128 - OCTOBER 1995


Terminal Functions

TERMINAL		T.,_	P-CO-P-C-1				
NAME	NO.	1/0	DESCRIPTION				
A_VCC3	6	1	Logic input that controls voltage on AVCC (see control-logic table)				
A_VCC5	5	1	Logic input that controls voltage on AVCC (see control-logic table)				
A_VPP_PGM	3	I	Logic input that controls voltage on AVPP (see control-logic table)				
A_VPP_VCC	4	1	Logic input that controls voltage on AVPP (see control-logic table)				
AVCC	9, 10, 11	0	Switched output that delivers 0 V, 3.3 V, 5 V, or high impedance				
AVPP	8	0	Switched output that delivers 0 V, 3.3 V, 5 V, 12 V, or high impedance				
B_VCC3	26		Logic input that controls voltage on BVCC (see control-logic table)				
B_VCC5	27	ı	Logic input that controls voltage on BVCC (see control-logic table)				
B_VPP_PGM	29	1	Logic input that controls voltage on BVPP (see control-logic table)				
B_VPP_VCC	28	1	Logic input that controls voltage on BVPP (see control-logic table)				
BVCC	20, 21, 22	0	Switched output that delivers 0 V, 3.3 V, 5 V, or high impedance				
BVPP	23	0	Switched output that delivers 0 V, 3.3 V, 5 V, 12 V, or high impedance				
SHDN	14	1	Logic input that shuts down the TPS2205 and set all power outputs to high-impedance state				
<u>oc</u>	18	0	Logic-level overcurrent reporting output that goes low when an overcurrent condition exists				
V _{DD}	25		5-V power to chip				
GND	12		Ground				
3.3V	15, 16, 17	I	3.3-V V _{CC} in for card power				
5V	1, 2, 30	1	5-V V _{CC} in for card power				
12V	7, 24	1	12-V VPP in for card power				
NC	13,19						

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		TBD	TBD	٧
	V _{I(5 V)}	0	5.25	٧
Input voltage range, V _I	V _{I(3.3 V)}	0	V _{I(5 V)} †	٧
	V _{I(12 V)}	0	13.5	٧
Output current	IO(xVCC) at 25°C		1	Α
Output corrent	IO(xVPP) at 25°C		150	mA
Operating virtual junction tempe	erature, TJ	-40	125	°C

[†] V_{I(3 V)} should not be taken above V_{I(5 V)}.





POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

SLVS128 - OCTOBER 1995

electrical characteristics, $T_A = 25^{\circ}C$, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

dc characteristics

Contact	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	5 V to xVCC				150		mΩ
		3.3 V to xVCC			200		mΩ
Switch resistances VO(xVPP) Clamp low voltage VO(xVCC) Clamp low voltage Leakage current		3.3 V to xVCC	Suspend mode		500		mΩ
	Switch resistances	5 V to xVPP				6	
		3.3 V to xVPP				6	Ω
		12 V to xVPP		L		1	
VO(xVPP)	Clamp low voltage		Ipp at 10 mA			0.8	
	Clamp low voltage		ICC at 10 mA			0.8	V
·O(XVCC)	Leakage current	Ipp High-impedance state	T _A = 25°C		1	10	цA
			T _A = 85°C			50	
		ICC High-impedance	T _A = 25°C		1	10	["
		state	te T _A = 85°C gh-impedance T _A = 25°C 1 T _A = 85°C	50			
		I _{DD} Supply current	VO(AVCC) = VO(BVCC) = 5 V, VO(AVPP) = VO(BVPP) = 12 V		83	150	μА
	Input current	IDD Supply current in shutdown	$V_{O(BVCC)} = V_{O(AVCC)} = V_{O(AVPP)}$ = $V_{O(BVPP)} = high Z$			1	μА
	Power-ready threshold, PWR_GOOD			10.72	11.05	11.4	v
	Power-ready hysteresis, PWR_GOOD	12-V mode			50		mV
	Short-circuit output-	lo(xVCC)	T = 85°C. Output shorted to GND	1			Α
	current limit	IO(xVPP)	T _J = 85°C, Output shorted to GND	120	200	400	mA



SLVS128 - OCTOBER 1995

electrical characteristics, $T_A = 25$ °C, $V_{DD} = 5$ V (unless otherwise noted) (continued)

logic section

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Logic input current			1	μА
Logic input high level		2	<u>_</u>	1/
Logic input low level			0.8	
Logic output high level		V _{DD} −0.4	0.0	_
Logic output low level	I _O = 1 mA	700 0.4	0.4	V

switching characteristics†

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		VO(xVCC) rise time			1.2		ms
t _r , t _f	t _f Output rise and fall times	VO(xVCC) fall time			10		ms
<i>ν</i> .		VO(xVPP) rise time			5		ms
		VO(xVPP) fall time		14		ms	
		Vic. vinn. noun to Voca unne	ton		5.8		ms
		VI(x_VPP_PGM) to VO(xVPP)	toff	L	18		ms
t _{pd}	Propagation delay (see Figure 1‡)	Viv. Nace to MCC	ton		5.8		ms
	, , , , , , , , , , , , , , , , , , , ,	VI(x_VCC3) to xVCC	toff		28		ms
		V _{I(x_VCC5)} to xVCC	ton		4		ms
<u> </u>		-1(x_VCC3) to x v 0 0	toff		30		ms

[†] Refer to Parameter Measurement Information



[‡] Rise and fall times are with $C_L = 100 \ \mu F$.

SLVS128 - OCTOBER 1995

APPLICATION INFORMATION

TPS2205 control logic

AVPP

CONTROL SIGNALS INTERNAL SWITCH SETTI				CONTROL SIGNALS INTERNAL SWITCH SETTINGS			
SHDN	A VPP PGM	A_VPP_VCC	S7	S8	S9	VAVPP	
1	0	0	CLOSED	OPEN	OPEN	0 V	
<u> </u>	- 0	1	OPEN	CLOSED	OPEN	vcct	
1	1	0	OPEN	OPEN	CLOSED	VPP(12 V)	
'	1	1	OPEN	OPEN	OPEN	Hi-Z	
	 	×	OPEN	OPEN	OPEN	Hi-Z	

BVPP

CONTROL SIGNALS			INTER	OUTPUT		
SHON B VPP PGM		B VPP VCC	\$10	S11	S12	VBVPP
1	0	0	CLOSED	OPEN	OPEN	0 V
	0	1	OPEN	CLOSED	OPEN	vcc‡
	1	0	OPEN	OPEN	CLOSED	VPP(12 V)
	1	1	OPEN	OPEN	OPEN	Hi-Z
	+ · · ·	×	OPEN	OPEN	OPEN	Hi-Z


AVCC

	CONTROL SIGNALS INTERNAL SWITCH SETTINGS			INTERNAL SWITCH SETTINGS		
SHDÑ	A VCC3	A_VCC5	S1	S2	S 3	VAVCC
1	0	0	CLOSED	OPEN	OPEN	0 V
1	0	1	OPEN	CLOSED	OPEN	3 V
1	1	0	OPEN	OPEN	CLOSED	5 V
1	1	1	CLOSED	OPEN	OPEN	0 V
<u> </u>	 x	X	OPEN	OPEN	OPEN	Hi-Z

BVCC

CONTROL SIGNALS			INTER	INTERNAL SWITCH SETTINGS			
SHDN	B VCC3	B_VCC5	S4	S5	S6	VBVCC	
1	-0	0	CLOSED	OPEN	OPEN	0 V	
1	0	1	OPEN	CLOSED	OPEN	3 V	
<u> </u>	1	0	OPEN	OPEN	CLOSED	5 V	
1	 	1 1	CLOSED	OPEN	OPEN	0 V	
	Y	X	OPEN	OPEN	OPEN	Hi-Z	

[†] Output depends on AVCC





6-132

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

[‡] Output depends on BVCC