
Features

- Organization: 262,144 words × 32 or 36 bits
- ZBT architecture for efficient bus operation
- Fast clock speeds to 150 MHz in LVTTL/ LVCMOS
- Fast clock to data access: 3.8/4/5 ns • Fast OE access time: 3.5/3.8/4 ns
- Fully synchronous register-to-register operation
- Single register 'flow-through' mode
- Single cycle de-select
- Synchronous and asynchronous output enable control

- Multiple packaging options
- Economical 100-pin TQFP package
- Chip-scale fBGA package for smallest footprint
- Byte write enables
- Clock enable for operation hold
- Multiple chip enables for easy expansion
- 3.3 core power supply
- 2.5V or 3.3V I/O operation with separate V_{DDO}
- Automatic power down: 10 mW typical standby power

Logic block diagram



Pin arrangement

For information on the pin arrangement for the TQFP package, refer to the section entitled "Pin arrangement for TQFP (top view)" on page page 3.

For information on the pin arrangement for the chip-scale fBGA package, refer to the section entitled "Pin arrangement for chip-scale fBGA (top view)" on page page 3.

Selection guide

| | 7C3256K36-3.8 | 7C3256K36-4 | 7C3256K36-5 | Units |
|-------------------------------------|---------------|-------------|-------------|-------|
| Minimum cycle time | 6.7 | 7.5 | 10 | ns |
| Maximum pipelined clock frequency | 150 | 133.3 | 100 | MHz |
| Maximum pipelined clock access time | 3.8 | 4 | 5 | ns |
| Maximum operating current | 325 | 300 | 250 | mA |
| Maximum standby current | 60 | 60 | 60 | mA |
| Maximum CMOS standby current (DC) | 5 | 5 | 5 | mA |

ZBT™ is a trademark of Integrated Device Technology.



Functional description

The AS7C3256K36Z family is a high performance CMOS 8 Mbit synchronous Static Random Access Memory (SRAM) organized as 262,144 words × 32 or 36 bits and incorporates a two stage register-register pipeline for highest frequency on any given technology.

This variation of the 8Mb sychronous SRAM uses the Zero Bus Turnaround (ZBI) architecture, featuring an enhanced write operation that improves bandwidth over pipeline burst devices. In a normal pipeline burst device, the write data, command, and address are all applied to the device on the same clock edge. If a read command follows this write information, the system must wait for two 'dead' cycles for valid data to become available. These dead cycles can significantly reduce overall bandwidth for applications requiring random access or read-modify-write operations.

ZBT devices use the memory bus more efficiently by introducing a write 'latency' which matches the two cycle read latency. Write data is applied two cycles after the write command and address, allowing the read pipeline to clear. With ZBT, write and read operations can be used in any order without producing dead bus cycles.

The single register flow-through mode of the AS7C3256K36Z and AS7C3256K32Z can disable output circuit registers. This allows the device to operate in 2-1-1-1 mode rather than 3-1-1-1 found in two-stage pipeline architecture timing. The single register flow-through mode sacrifices access and cycle times for lower latency. Consult AC timing parameters for more details.

Assert R/ \overline{W} low to perform write cycles. Byte write enable controls write access to specific bytes, or can be tied low for full 32/36 bit writes. Write enable signals, along with the write address, are registered on a rising edge of the clock. Write data is applied to the device two clock cycles later. Unlike some asynchronous SRAMs, output enable \overline{OE} does not need to be toggled for write operations; it can be tied low for normal operations. Outputs go to a high impedance state when the device is de-selected by any of the three chip enable inputs In pipeline mode, a two cycle deselect latency allows pending read or write operations to be completed.

Use the ADV (burst advance) input to perform burst read and write operations. When ADV is high, external addresses are ignored, and internal address counters increment in the count sequence specified by the DDO control. Any device operations, including burst, can be stalled using the CEN clock enable input. If CEN is high at the rising edge of clock, all operations are effectively stalled.

The AS7C3256K36Z and AS7C3256K32Z operate with a $3.3V \pm 5\%$ power supply for the device core (V_{DD}). DQ circuits use a separate power supply (V_{DDQ}) that operates across 3.3V or 2.5V ranges. These devices are available in a 100-pin 14×20 mm TQFP and 119 ball fine-pitch Ball-Grid-Array (fBGA) packaging.


Capacitance 1

| Parameter | Symbol | Signals | Test conditions | Max | Unit |
|-------------------|-----------|--------------------------|-------------------------|-----|------|
| Input capacitance | C_{IN} | Address and control pins | $V_{in} = 0V$ | 5 | pF |
| I/O capacitance | $C_{I/O}$ | I/ O pins | $V_{in} = V_{out} = 0V$ | 7 | pF |



Pin arrangement for TQFP (top view)

Pin arrangement for chip-scale fBGA (top view)



| т | | | | _ | |
|---|--|--|--|---|--|
| | | | | | |

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|---|-----------|----------|-----------------|----------|-----------------|----------|-----------|
| A | V_{DDQ} | Α | Α | NC | A | A | V_{DDQ} |
| В | NC | CE1 | Α | ADW ID | A | A | NC |
| C | NC | Α | A | V_{DD} | A | A | NC |
| D | DQc | DQPc | V _{SS} | NC | V _{SS} | DQPb | DQb |
| Е | DQc | DQc | V_{SS} | CBO | V_{SS} | DQb | DQb |
| F | V_{DDQ} | DQc | V_{SS} | ŌE | V_{SS} | DQb | V_{DDQ} |
| G | DQc | DQc | BWc | NC | BWb | DQb | DQb |
| Н | DQc | DQc | V_{SS} | R/W | V_{SS} | DQb | DQb |
| J | V_{DDQ} | V_{DD} | NC | V_{DD} | NC | V_{DD} | V_{DDQ} |
| K | DQd | DQd | V_{SS} | Clk | V_{SS} | DQa | DQa |
| L | DQd | DQd | BWd | NC | BWa | DQa | DQa |
| M | V_{DDQ} | DQd | V_{SS} | CEN | V_{SS} | DQa | V_{DDQ} |
| N | DQd | DQd | V_{SS} | A | V_{SS} | DQa | DQa |
| P | DQd | DQPd | V_{SS} | A | V_{SS} | DQPa | DQa |
| R | NC | Α | BO | V_{DD} | F | A | NC |
| T | NC | NC | Α | A | A | NC | ZZ |
| U | V_{DDQ} | NC | NC | NC | NC | NC | V_{DDQ} |

Note: Pins 2D, 2P, 6D, 6P are NC for \times 32.

Signal descriptions

| Signal | ΙO | Properties | Description |
|---------------------------------|----|------------|---|
| CLK | I | CLOCK | Clock. All inputs except $\overline{\mathrm{OE}}$ are synchronous to this clock. |
| <u>CEN</u> | I | SYNC | Clock enable. When de-asserted HIGH, the clock input signal is masked. |
| A0-A17 | I | SYNC | Address. Sampled when all chip enables are active and $\overline{\text{ADSC}}$ or $\overline{\text{ADSP}}$ are asserted. |
| DQ[a,b,c,d] | ΙO | SYNC | Data. Driven as output when the chip is enabled and \overline{OE} is active. |
| CEO, CE1, | I | SYNC | Synchronous chip enables. De-assertion of any chip enable causes power-down of the device. |
| ADW/ ID | I | SYNC | Advance or Load. When sampled HIGH, the internal burst address counter will increment in the order defined by the $\overline{\text{LBO}}$ input value. When LOW, a new address is loaded. |
| R/W | I | SYNC | Write enable. Asserted LOW to initiate a write operation. |
| $\overline{\text{BW}}[a,b,c,d]$ | I | SYNC | Byte write enables. Used to control write of individual bytes. When sampled LOW with \overline{WE} , data is accepted for write operations to DQ banks a,b,c, and d respectively. |
| ŌĒ | I | ASYNC | Asynchronous output enable. If O pins are driven when \overline{OE} is active and the chip is synchronously enabled. |
| IBO | I | SIAIIC | Count mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This input should be static. |
| FT | I | SIATIC | Flow-through mode. When low, enables single register flow-through mode. Connect to V_{DD} if unused or for pipelined operation. |
| ZZ | I | ASYNC | Sleep. Places device in low power mode; data is retained. Connect to GND if unused. |
| nc | _ | _ | No connects. Note that pin 84 will be used for future address expansion to 16Mb density. |

8



| 100000000000000000000000000000000000000 | 20000000000 Agos 466. | 300000000000000000000000000000000000000 | | 10000000000000000000000000000000000000 | 0000000000000 000000000000000000000000 |
|--|--------------------------------------|---|---------------------|--|---|
| Absolute maximum ratings | | | | | |
| Parameter | Symbol | Min | Max | Unit | |
| Power supply voltage relative to GND | $V_{\mathrm{DD}} \ V_{\mathrm{DDQ}}$ | -0.5 | +4.6 | V | |
| Input voltage relative to GND (input pins) | $V_{ m IN}$ | -0.5 | +4.6 | V | |
| Input voltage relative to GND (I/O pins) | $V_{ m IN}$ | -0.5 | $V_{\rm DDQ} + 0.5$ | V | |
| Power dissipation | P_{D} | _ | 1.2 | W | |
| DC output current | I_{OUT} | _ | 30 | mA | |
| Storage temperature (plastic) | T_{stg} | -65 | +150 | °C | |
| Temperature under bias | $T_{ m bias}$ | -65 | +135 | °C | |

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.

Synchronous truth table

| CBO | Œ | CE2 | ADW ID | \mathbb{R}/\mathbb{W} | BW[a:d] | ŌĒ | Address source | CIK | Operation |
|-----|---|-----|--------|-------------------------|---------|----|----------------|--------|------------------|
| Н | X | X | (1) | X | X | X | NA | Lto H | Deselect, high-Z |
| X | L | X | (1) | X | X | X | NA | Lto H | Deselect, high-Z |
| X | X | Н | (1) | X | X | X | NA | L to H | Deselect, high-Z |
| L | Н | L | L | Н | X | X | External | L to H | Begin read |
| L | Н | L | Н | Н | X | X | External | L to H | Begin burst read |
| L | Н | L | Н | L | L(2) | X | External | L to H | Begin read |
| L | Н | L | Н | L | L(2) | X | External | Lto H | Begin burst read |

Key: X = Don't Care, L = Low, H = High.



| 100000000000000000000000000000000000000 | R0000000000000000000000000000000000000 | 00000000000000000000000000000000000000 | * DECEMBER OF THE PROPERTY OF | | | | |
|---|--|--|---|------------|---------------------|------|--|
| Recommended | operating condition | าร | | | | | |
| Parameter | | Symbol | Min | Nominal | Max | Unit | |
| Supply voltage | | $V_{ m DD}$ | 3.0 | 3.3 | 3.6 | V | |
| Supply voltage | | GND | 0.0 | 0.0 | 0.0 | V | |
| I/O gymly yeltogo | | $V_{\rm DDQ}$ | 2.35 | 2.5 or 3.3 | 3.6 | V | |
| I/ O supply voltage | | $\overline{\mathrm{GND}_{\mathrm{Q}}}$ | 0.0 | 0.0 | 0.0 | V | |
| | Address and | $V_{ m IH}$ | 2.0 | _ | 4.5 | V | |
| Input voltages† | control pins | $ ho_{ m IL}$ | -0.5^* | _ | 0.8 | V | |
| Input voltages† | I/O pins | $V_{ m IH}$ | 2.0 | _ | $V_{\rm DDQ} + 0.5$ | V | |
| | I/ O pins | $\overline{ m V_{IL}}$ | -0.5* | - | 0.8 | | |
| Ambient operating t | Ambient operating temperature T _A | | | _ | 70 | °C | |

^{*} V_{IL} min = -2.0V for pulse width less than 0.2 x t_{RC}

DC electrical characteristics over operating range

| | | | | 8.8 | - | 4 | - | 5 | _ |
|--------------------------------|---------------------|--|-----|-----|-----|-----|-----|-----|------|
| Parameter | Symbol | Test conditions | Min | Max | Min | Max | Min | Max | Unit |
| Input leakage current | $ I_{\mathrm{II}} $ | $V_{DD} = Max$, $V_{in} = GND$ to V_{DD} | _ | 2 | _ | 2 | _ | 2 | μA |
| Output leakage current | I _{LO} | $\overline{OE} \ge V_{IH,} V_{DD} = Max,$ $V_{out} = GND \text{ to } V_{DD}$ | - | 2 | - | 2 | - | 2 | μΑ |
| Operating power supply current | I_{CC} | $\overline{\text{CE}} = \text{V}_{\text{II}}, \ \overline{\text{CE}} = \text{V}_{\text{II}}, \ \overline{\text{CE}} = \text{V}_{\text{II}}, \ f = f_{\text{max}}, I_{\text{out}} = 0 \text{ mA}$ | _ | 325 | _ | 300 | ı | 250 | mA |
| Standby power | I_{SB} | Deselected, $f = f_{\text{max}}$ | _ | 60 | _ | 60 | _ | 60 | mA |
| supply current | I_{SB1} | Deselected, $f = 0$, all $V_{IN} \le 0.2 \text{V or} \ge V_{DD} - 0.2 \text{V}$ | _ | 5 | _ | 5 | _ | 5 | mA |
| Output voltage | V_{OL} | $I_{OL} = 8 \text{ mA}, V_{DDQ} = 3.6 \text{V}$ | _ | 0.4 | _ | 0.4 | _ | 0.4 | V |
| Output voltage | V_{OH} | $I_{OH} = -8 \text{ mA}, V_{DDO} = 3.0 \text{ V}$ | 2.4 | _ | 2.4 | _ | 2.4 | _ | V |

 $^{^\}dagger$ Input voltage ranges apply to 3.3V I/ O operation. For 2.5V operation, contact factory for input specifications.



Timing characteristics over operating range

| | | -3 | 8.8 | -4 | | -5 | | | |
|---|-------------------|-----|-----|-----|-----|-----|-----|-------|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Clock frequency | F_{MAX} | - | 150 | - | 133 | - | 100 | MHz | 1 |
| Cycle time (pipelined mode) | t _{CYC} | 6.6 | - | 7.5 | - | 10 | - | ns | |
| Cycle time (flow-through mode) | t _{CYCF} | 10 | - | 12 | - | 15 | - | ns | |
| Clock access time (pipelined mode) | t_{CD} | - | 3.8 | - | 4 | - | 5 | ns | |
| Clock access time (flow-through mode) | t _{CDF} | - | 6.6 | - | 7.5 | - | 10 | ns | |
| Output enable Low to data valid | t _{OE} | - | 3.5 | - | 3.8 | - | 4 | ns | |
| Clock High to output Low Z | t _{LZC} | 0 | - | 0 | - | 0 | - | ns | 8 |
| Data output hold from clock High | t _{OH} | 1.5 | - | 1.5 | - | 2 | - | ns | 8 |
| Output enable Low to output Low Z | t_{LZOE} | 1 | - | 1.5 | - | 2 | - | ns | 8 |
| Output enable High to output High Z | t _{HZOE} | ı | 3.5 | - | 4 | - | 4 | ns | 8 |
| Clock High to output High Z | t _{HZC} | ı | 3 | - | 3.5 | - | 3.5 | ns | 8 |
| Clock High to output High Z | t _{HZCN} | 1 | 1.5 | - | 2 | - | 2.5 | ns | 1,9 |
| Clock High pulse width | t _{CH} | 2.6 | - | 2.8 | - | 3 | - | ns | |
| Clock Low pulse width | t_{CL} | 2.6 | - | 2.8 | - | 3 | - | ns | |
| Address and Control setup to clock High | t_{AS} | 1.3 | - | 1.5 | - | 1.5 | - | ns | |
| Data setup to clock High | t_{DS} | 1.3 | - | 1.5 | = | 1.5 | = | ns | |
| Write setup to clock High | t_{WS} | 1.3 | - | 1.5 | = | 1.5 | - | ns | |
| Chip select setup to clock High | t_{CSS} | 1.3 | - | 1.5 | - | 1.5 | - | ns | |
| Address hold from clock High | t _{AH} | 0.5 | - | 0.5 | - | 0.5 | - | ns | |
| Data hold from clock High | t _{DH} | 0.5 | - | 0.5 | = | 0.5 | = | ns | |
| Write hold from clock High | $t_{ m WH}$ | 0.5 | - | 0.5 | - | 0.5 | - | ns | |
| Chip select hold from clock High | t _{CSH} | 0.5 | - | 0.5 | - | 0.5 | - | ns | |
| Output rise time (0 pF load) | t _R | 1.5 | - | 1.5 | - | 1.5 | - | W ns | 1 |
| Output fall time (0 pF load) | t _F | 1.5 | - | 1.5 | | 1.5 | _ | V/ ns | 1 |


See "Notes" on page 9.

| 10 | | •. • | • | , | |
|-------|----|---------|---------|-------------------------------|---|
| Kav | 10 | CWHECH | ID O | waveforms | ٥ |
| 11000 | (| SVYILLI | 11 1 (4 | 4 A C 1 A C 2 1 C 2 1 1 1 1 2 | 3 |

Rising input Undefined output/ don't care



Timing waveform of read cycle




Note: \oplus = XOR when MODE= High/ No Connect; \oplus = ADD when MODE= Low.

 $\overline{WE}[0:3]$ is don't care.



NOP, stall and deselect cycles



Note: \oplus = XOR when MODE= High/ No Connect; \oplus = ADD when MODE= Low.

Note: \oplus = XOR when MODE = High/No Connect; \oplus = ADD when MODE = Low.





Notes

- 1 This parameter is guaranteed but not tested.
- 2 For test conditions, see ACTest Conditions, Figures A, B, C.
- 3 This parameter is sampled and not 100% tested.
- 4 This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK when chip is enabled.
- 5 Typical values measured at 3.3 V, 25 °C and 10 ns cycle time.
- 6 $~~I_{C\!C}$ given with no output loading. $I_{C\!C}$ increases with faster cycle times and greater output loading.
- 7 Transitions are measured ±500 mV from steady state voltage. Output loading specified with G_L = 5 pF as in Figure C.
- 8 $-t_{HZOE}$ is less than t_{LZOE} and t_{HZC} is less than t_{LZC} at any given temperature and voltage.
- t_{HZCN} is a 'no load' parameter to indicate exactly when SRAM outputs have stopped driving.

AC test conditions

- Output Load: see Figure B,
- except for t_{LZOE} t_{LZOE} t_{HZOE} t_{HZC} see Figure C.
- Input pulse level: GND to 3V. See Figure A.
- Input rise and fall time (Measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.








Figure A: Input waveform

Figure B: Output load (A)

Figure C: Output load(B)

AS7C3256K32Z and AS7C3256K36Z ordering information

| Package | Width | 150 MHz | 133 MHz | 100 MHz |
|---------|-------|---------------------|--------------------|--------------------|
| TQFP | ×32 | AS7C3256K32Z-3.8TQC | A\$7C3256K32Z-4TQC | A\$7C3256K32Z-5TQC |
| TQFP | ×36 | AS7C3256K36Z-3.8TQC | AS7C3256K36Z-4TQC | A\$7C3256K36Z-5TQC |
| fBGA | ×32 | AS7C3256K32Z-3.8BC | AS7C3256K32Z-4BC | AS7C3256K32Z-5BC |
| fBGA | ×36 | AS7C3256K36Z-3.8BC | AS7C3256K36Z-4BC | AS7C3256K36Z-5BC |

AS7C3256K32Z and AS7C3256K36Z part numbering system

| AS7C | 3 | 256K36 | P | -XX | XX | С |
|----------------|-------------------|---------------------------|------------------------------|------------------|----------------------------------|--------------------------------------|
| SRAM prefix | Operating voltage | Part number, organization | Timing Z=ZBT timing P=PBSRAM | Access time (ns) | Package: TQ = TQFP B= fBGA | Commercial temperature, 0°C to 70 °C |

ZBT is a trademark of Integrated Device Technology, Inc.


Pentium is a trademark of Intel Corporation.



100-pin quad flat pack (PQFP and TQFP)

| | (P) | QFP | TQFP | | |
|----|--------------|--------------------|--------------|-------|--|
| | Min | Max | Min | Max | |
| Al | 0.25 | 0.45 | 0.05 | 0.15 | |
| A2 | 2.57 | 2.87 | 1.35 | 1.45 | |
| b | 0.20 | 0.40 | 0.22 | 0.38 | |
| С | 0.10 | 0.20 | 0.09 | 0.20 | |
| D | 13.90 | 14.10 | 13.90 | 14.10 | |
| E | 19.90 | 20.10 | 19.90 | 20.10 | |
| e | 0.65 nominal | | 0.65 nominal | | |
| Hd | 17.00 | 17. 4 0 | 15.90 | 16.10 | |
| He | 23.00 | 23.40 | 21.90 | 22.10 | |
| L | 0.65 | 0.95 | 0.45 | 0.75 | |
| L1 | 1.60 nominal | | 1.00 nominal | | |
| α | 0° | 10° | 0° | 7° | |

Dimensions in millimeters




100-pin PQFP and TQFP PCB land pattern

| | | TQFP/PQFP | |
|--------|---------------------|------------|-------|
| Symbol | Description | Min | Max |
| C1 | Reference | 15.98 ref. | |
| C2 | Reference | 21.98 ref. | |
| D1 | Reference | 12.35 ref. | |
| D2 | Reference | 18.85 ref. | |
| е | Pad pitch | 0.65 | |
| G1 | Pad inner dimension | 13.69 | 13.79 |
| G2 | Pad inner dimension | 19.69 | 19.79 |
| N | Pad count | 100 | |
| Х | Pad width | 0.35 | 0.38 |
| Y | Pad length | 2.24 ref. | |
| Z1 | Pad outer dimension | 18.16 | 18.26 |
| Z2 | Pad outer dimension | 24.16 | 24.26 |

Controlling dimension: mm.

This land pattern accommodates both PQFP and TQFP packages.



Notes on land pattern

- 1 Pad requirement to accommodate two package types is larger than for one package type.
- 2 All dimensioning and tolerancing conform to ANSI Y14.5M-1982. Dimensions in mm.
- 3 Datums A--B and --D-- to be determined from the center two leads.
- 4 Based on the surface mount Design and Land Pattern Standard in IPC-SM-782 rev. A, subsection 11.3, 8/93 for PQFP