


High Performance
32K×8 3.3V
CMOS SRAM




AS7C3256
AS7C3256L

Low voltage 32K×8 CMOS SRAM


Features

- Organization: 32,768 words × 8 bits
- Single 3.3 ± 0.3V power supply
- 5V tolerant I/O specification
- High speed
 - 10/12/15/20 ns address access time
 - 3/3/4/5 ns output enable access time
- Very low power consumption
 - Active: 216 mW max, 10 ns cycle
 - Standby: 3.6 mW max, CMOS I/O
1.1 mW max, CMOS I/O, L version
- 2.0V data retention
- Equal access and cycle times
- Easy memory expansion with \overline{CE} and \overline{OE} inputs
- TTL-compatible, three-state I/O
- Ideal for cache, modem, portable computing
 - 75% power reduction during CPU idle mode
- 28-pin JEDEC standard packages
 - 300 mil PDIP and SOJ
 - 8 × 13.4 TSOP
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA

Logic block diagram



Pin arrangement



Selection guide

	7C3256-10	7C3256-12	7C3256-15	7C3256-20	Unit
Maximum address access time	10	12	15	20	ns
Maximum output enable access time	3	3	4	5	ns
Maximum operating current	60	55	50	45	mA
Maximum CMOS standby current	1.0	1.0	1.0	1.0	mA
	L	0.3	0.3	0.3	mA

Shaded areas contain advance information.

ALLIANCE SEMICONDUCTOR



Functional description

The AS7C3256 is a 3.3V high performance CMOS 262,144-bit Static Random-Access Memory (SRAM) organized as 32,768 words \times 8 bits. It is designed for memory applications requiring fast data access at low voltage, including PentiumTM, PowerPCTM, and portable computing. Alliance's advanced circuit design and process techniques permit 3.3V operation without sacrificing performance or operating margins.

The device enters standby mode when \overline{CE} is HIGH. CMOS standby mode consumes ≤ 3.6 mW (≤ 1.1 mW for the L version). Normal operation offers 75% power reduction after initial access, resulting in significant power savings during CPU idle, suspend, and stretch mode. Both versions of the AS7C3256 offer 2.0V data retention.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 10/12/15/20 ns with output enable access times (t_{OE}) of 3/3/4/5 ns are ideal for high performance applications. The chip enable (CE) input permits easy memory expansion with multiple-bank memory organizations.

A write cycle is accomplished by asserting chip enable (\overline{CE}) and write enable (\overline{WE}) LOW. Data on the input pins I/O0-I/O7 is written on the rising edge of WE (write cycle 1) or \overline{CE} (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}).

A read cycle is accomplished by asserting chip enable (\overline{CE}) and output enable (\overline{OE}) LOW, with write enable (\overline{WE}) HIGH. The chip drives I/O pins with the data word referenced by the input address. When chip enable or output enable is HIGH, or write enable is LOW, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible and 5V tolerant. Operation is from a single 3.3 ± 0.3 V supply. The AS7C3256 is packaged in high volume industry standard packages.

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	V_{CC}	-0.5	+4.6	V
Input voltage relative to GND	V_{IN}	-0.5	+6.0	V
Power dissipation	P_D	-	1.0	W
Storage temperature (plastic)	T_{STG}	-55	+150	°C
Temperature under bias	T_{BIAS}	-10	+85	°C
DC output current	I_{OUT}	-	20	mA

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

\overline{CE}	\overline{WE}	\overline{OE}	Data	Mode
H	X	X	High Z	Standby (I_{SB} , I_{SB1})
L	H	H	High Z	Output disable
L	H	L	D_{out}	Read
L	L	X	D_{in}	Write

Key: X = Don't Care, L = LOW, H = HIGH

Recommended operating conditions

($T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	3.0	3.3	3.6	V
	GND	0.0	0.0	0.0	V
Input voltage	V_{IH}	2.0	-	5.5	V
	V_{IL}	-0.5 [†]	-	0.8	V

[†] V_{IL} min = -2.0V for pulse width less than $t_{RC}/2$.

DC operating characteristics¹(V_{CC} = 3.3±0.3V, GND = 0V, T_a = 0°C to +70°C)

Parameter	Symbol	Test Conditions	-10		-12		-15		-20		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
Input leakage current	I _{LI}	V _{CC} = Max, V _{in} = GND to V _{CC}	—	1	—	1	—	1	—	1	µA
Output leakage current	I _{LO}	CE = V _{IH} , V _{CC} = Max, V _{out} = GND to V _{CC}	—	1	—	1	—	1	—	1	µA
Operating power supply current	I _{CC}	CE = V _{IL} , f = f _{max} , I _{out} = 0 mA	—	60	—	55	—	50	—	45	mA
Standby power supply current	I _{SB}	CE = V _{IH} , f = f _{max}	—	2.5	—	2.0	—	2.0	—	1.5	mA
		CE ≥ V _{CC} −0.2V,	—	1.0	—	1.0	—	1.0	—	1.0	mA
Standby power supply current	I _{SB1}	V _{in} ≤ 0.2V or V _{in} ≥ V _{CC} −0.2V, f = 0	L	0.3	—	0.3	—	0.3	—	0.3	mA
Output voltage	V _{OL}	I _{OL} = 8 mA, V _{CC} = Min	—	0.4	—	0.4	—	0.4	—	0.4	V
	V _{OH}	I _{OH} = −4 mA, V _{CC} = Min	2.4	—	2.4	—	2.4	—	2.4	—	V

Shaded areas contain advance information.

Capacitance²(f = 1 MHz, T_a = Room Temperature, V_{CC} = 3.3V)

Parameter	Symbol	Signals	Test Conditions	Max	Unit
Input capacitance	C _{IN}	A, CE, WE, OE	V _{in} = 0V	5	pF
I/O capacitance	C _{I/O}	I/O	V _{in} = V _{out} = 0V	7	pF



Read cycle^{3,9}(V_{CC} = 3.3±0.3V, GND = 0V, T_a = 0°C to +70°C)

Parameter	Symbol	-10		-12		-15		-20		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Read cycle time	t _{RC}	10	—	12	—	15	—	20	—	ns	
Address access time	t _{AA}	—	10	—	12	—	15	—	20	ns	3
Chip enable (CE) access time	t _{ACE}	—	10	—	12	—	15	—	20	ns	3
Output enable (OE) access time	t _{OE}	—	3	—	3	—	4	—	5	ns	
Output hold from address change	t _{OH}	2	—	3	—	3	—	3	—	ns	5
CE LOW to output in Low Z	t _{CLZ}	3	—	3	—	3	—	3	—	ns	4, 5
CE HIGH to output in High Z	t _{CHZ}	—	3	—	3	—	4	—	5	ns	4, 5
OE LOW to output in Low Z	t _{OLZ}	0	—	0	—	0	—	0	—	ns	4, 5
OE HIGH to output in High Z	t _{OHZ}	—	3	—	3	—	4	—	5	ns	4, 5
Power up time	t _{PU}	0	—	0	—	0	—	0	—	ns	4, 5
Power down time	t _{PD}	—	10	—	12	—	15	—	20	ns	4, 5

Shaded areas contain advance information.



Read waveform 1^{3,6,7,9}

Address controlled

Read waveform 2^{3,6,8,9} \overline{CE} controlledWrite cycle¹¹ $(V_{CC} = 3.3 \pm 0.3\text{V}, GND = 0\text{V}, T_a = 0 \text{ to } +70^\circ\text{C})$

Parameter	Symbol	10		-12		-15		-20		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write cycle time	t_{WC}	10	—	12	—	15	—	20	—	ns	
Chip enable to write end	t_{CW}	9	—	10	—	12	—	12	—	ns	
Address setup to write end	t_{AW}	9	—	10	—	12	—	12	—	ns	
Address setup time	t_{AS}	0	—	0	—	0	—	0	—	ns	
Write pulse width	t_{WP}	7	—	8	—	9	—	12	—	ns	
Address hold from end of write	t_{AH}	0	—	0	—	0	—	0	—	ns	
Data valid to write end	t_{DW}	6	—	6	—	8	—	10	—	ns	
Data hold time	t_{DH}	0	—	0	—	0	—	0	—	ns	4, 5
Write enable to output in High Z	t_{WZ}	—	5	—	5	—	5	—	5	ns	4, 5
Output active from write end	t_{OW}	3	—	3	—	3	—	3	—	ns	4, 5


Shaded areas contain advance information.

Write waveform 1^{10,11} \overline{WE} controlledWrite waveform 2^{10,11} \overline{CE} controlled

Data retention characteristics

Parameter	Symbol	Test Conditions	Min	Max	Unit
V_{CC} for data retention	V_{DR}	$V_{CC} = 2.0V$	2.0	—	V
Data retention current	I_{CCDR}	$\overline{CE} \geq V_{CC} - 0.2V$	—	500	μA
Chip enable to data retention time	t_{CDR}	$V_{in} \geq V_{CC} - 0.2V$	—	150	μA
Operation recovery time	t_R	or $V_{in} \leq 0.2V$	0	—	ns
Input leakage current	$ I_{LI} $		t_{RC}	—	ns
			—	1	μA

Data retention waveform





AC test conditions

- Output load: see Figure B,
except for t_{CLZ} and t_{CHZ} see Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 5 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input waveform

Thevenin equivalent





Figure B: Output load










Figure C: Output load for t_{CLZ} , t_{CHZ} *including scope
and jig capacitance

Notes

- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on \overline{CE} is required to meet I_{SB} specification.
- 2 This parameter is sampled and not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, C.
- 4 t_{CLZ} and t_{CHZ} are specified with $CL = 5\text{pF}$ as in Figure C. Transition is measured $\pm 500\text{mV}$ from steady-state voltage.
- 5 This parameter is guaranteed but not tested.
- 6 \overline{WE} is HIGH for read cycle.
- 7 \overline{CE} and \overline{OE} are LOW for read cycle.
- 8 Address valid prior to or coincident with \overline{CE} transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 \overline{CE} or \overline{WE} must be HIGH during address transitions.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.



Typical DC and AC characteristics





Ordering information

Package / Access Time	10 ns	12 ns	15 ns	20 ns
Plastic DIP, 300 mil	AS7C3256-10PC AS7C3256L-10PC	AS7C3256-12PC AS7C3256L-12PC	AS7C3256-15PC AS7C3256L-15PC	AS7C3256-20PC AS7C3256L-20PC
Plastic SOJ, 300 mil	AS7C3256-10JC AS7C3256L-10JC	AS7C3256-12JC AS7C3256L-12JC	AS7C3256-15JC AS7C3256L-15JC	AS7C3256-20JC AS7C3256L-20JC
TSOP 8x13.4	AS7C3256-10TC AS7C3256L-10TC	AS7C3256-12TC AS7C3256L-12TC	AS7C3256-15TC AS7C3256L-15TC	AS7C3256-20TC AS7C3256L-20TC

Shaded areas contain advance information.

Part numbering system

AS7C	3	256	-XX	X	C
SRAM prefix	Blank = 5V supply 3 = 3.3V supply	Device number	Access Time	Package: P = PDIP 300 mil J = SOJ 300 mil T = TSOP 8x13.4	Commercial temperature range, 0°C to 70 °C
DOMESTIC REPS					
ALABAMA	North: El-Mech (334) 794-9100	NEBRASKA CenTech (816) 358-8100	PENNSYLVANIA Vantage Sales (610) 272-2125	INTERNATIONAL AUSTRALIA Dinglo R&D Electronics +61-3-9558-0444	JAPAN Tokyo Bussan Micro Electronics +81-3-5421-1730
ARIZONA	CenTech (314) 291-4230	INDIANA Brooks Technical (415) 960-3880	MIDWEST MARKETING (216) 381-8575	KOREA Brynwa ACD +61-3-9762-7644	KYOTO Rohm Co. Ltd. +81-75-311-2121
ARKANSAS	CC Electro Sales (317) 921-5000	SOUTHERN Competitive Tech. (602) 265-9224	RHODE ISLAND Kitchen & Kutchin (617) 229-2660	CANADA J-Squared Technologies CONCORD COMPONENTS (613) 592-9540	FM KOREA +822-596-3880 fm@ktnet.co.kr
Southern States Marketing (214) 238-7500	KANSAS CenTech (816) 358-8100	NEW HAMPSHIRE Kitchen & Kutchin (617) 229-2660	SOUTH CAROLINA Concord Component (919) 846-3441	WOO YOUNG TECH +822-369-7099	
CALIFORNIA	Brooks Technical (415) 960-3880	KENTUCKY CC Electro Sales (317) 921-5000	NEW JERSEY Vantage Sales (800) 645-5500	SOUTH DAKOTA D. A. Case Associates (612) 831-6777	MALAYSIA Exer Technologies +65-741-4655
LA Area: Competitive Tech. (714) 450-0170	LOUISIANA Southern States Marketing (214) 238-7500	MISSOURI Vantage Sales (610) 272-2125	TENNESSEE CONCORD COMPONENTS (205) 772-8883	PUERTO RICO Micro-Electronic Comp. (787) 746-9897	
San Diego: ATS (619) 634-1488	NEW MEXICO Competitive Tech. (713) 895-8533	NEW YORK ERA Associates (516) 543-0510	TEXAS (403) 291-6755	TAIWAN Asian Specific Tech. +886-2-521-2363	
COLORADO	MAINE Kitchen & Kutchin (303) 692-8835	NEW YORK Tri-Tech (516) 229-2660	SOUTHERN STATES MARKETING (613) 592-9540	EUROPE Britcomp Sales Surrey, England +44-1932 347077	
Technology Sales (303) 692-8835	MASSACHUSETTS Kitchen & Kutchin (617) 229-2660	NEW YORK (516) 229-2660	UTAH Charles Fields & Assoc. (801) 299-8228	+44-1932 346256	
CONNECTICUT	MARYLAND Chesapeake Tech. (203) 239-0212	NEW YORK (214) 238-7500	VERMONT Kitchen & Kutchin (607) 722-3580	MUNICH, GERMANY Golden Way Electronics +49-894488496	
Kitchen & Kutchin (203) 239-0212	MISSOURI Enco Group (810) 338-8600	NORTH CAROLINA Concord Component (919) 846-3441	WISCONSIN (713) 895-8533	ASIA TAIWAN +886-2-698-1868 x505	
DELAWARE	MINNESOTA D. A. Case Associates (612) 831-6777	NORTH DAKOTA D. A. Case Associates (602) 831-6777	WASHINGTON ES/Chase (206) 823-9535	PUTTEAM INTERNATIONAL +886-2-729-0373	
Vantage Sales (610) 272-2125	MICHIGAN Enco Group (816) 358-8100	NORTH CAROLINA Concord Component (919) 846-3441	WEST VIRGINIA Chesapeake Tech. (301) 236-0530	INTERACTIVE Great Britain, Ireland +44-1773-740263	
FLORIDA	MISSISSIPPI Concord Component (205) 772-8883	OKLAHOMA Southern States Marketing (214) 238-7500	VERMONT Kitchen & Kutchin (617) 229-2660	RAMTEC INT'L B.V. HOLLAND, SPAIN, ITALY, BELGIUM, HUNGARY, POLAND +31-2526-21222	
Micro-Electronic Comp. (954) 426-8944	IDAHO MONTANA OREGON	OKLAHOMA Southern States Marketing (214) 238-7500	WISCONSIN D. A. Case Associates (612) 831-6777	VIRGINIA Chesapeake Tech. (301) 236-0530	
Berfield Beach (407) 682-9602	MISSOURI ES/Chase (503) 684-8500	OKLAHOMA Southern States Marketing (214) 238-7500	WISCONSIN D. A. Case Associates (612) 831-6777	INDIA PRIYA ELECTRONICS, INC. SAN JOSE, CA USA +408) 954-1866	
Tampa (813) 393-5011	MISSISSIPPI Concord Component (205) 772-8883	OKLAHOMA Southern States Marketing (214) 238-7500	WYOMING Technology Sales (503) 684-8500	SATCOM SALES & SRVC'S. +91-40-761-467	
GEORGIA	GEORGIA Concord Component (770) 416-9597	OKLAHOMA Southern States Marketing (214) 238-7500	ES/Chase (503) 684-8500	ISRAEL ELDIS TECHNOLOGY +972-9-562-666	
HAWAII	MISSISSIPPI Concord Component (205) 772-8883	OKLAHOMA Southern States Marketing (214) 238-7500			
Brooks Technical (415) 960-3880	IDAHO MONTANA OREGON	OKLAHOMA Southern States Marketing (214) 238-7500			
ES/Chase (503) 684-8500	MISSISSIPPI CONCORD COMPONENT (205) 772-8883	OKLAHOMA Southern States Marketing (214) 238-7500			


Alliance Semiconductor reserves the right to make changes in this data sheet at any time to improve design and supply the best product possible. Publication of advance information does not constitute a commitment to produce or supply the product described. The company cannot assume responsibility for circuits shown or represent that they are free from patent infringement. Alliance products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Alliance. ProMotion® and the Alliance logo are registered trademarks of Alliance Semiconductor Corporation. All other trademarks are property of their respective holders.

ALLIANCE SEMICONDUCTOR

3099 North First Street San Jose, CA 95134

(408) 383-4900 Fax (408) 383-4999

Copyright © 1995 All rights reserved.




Package diagrams

Plastic dual in-line package (PDIP)

	20-pin 300 mil		28-pin 300 mil		32-pin 300 mil		32-pin 400 mil	
	Min	Max	Min	Max	Min	Max	Min	Max
A	-	0.175	-	0.175	-	0.180	-	0.200
A1	0.010	-	0.010	-	0.015	-	0.015	-
B	0.046	0.054	0.058	0.064	0.045	0.055	0.045	0.065
b	0.018	0.024	0.016	0.022	0.015	0.021	0.014	0.022
C	0.008	0.014	0.008	0.014	0.008	0.012	0.009	0.015
D	-	0.980	-	1.400	-	1.571	-	1.620
E	0.290	0.310	0.295	0.320	0.300	0.325	0.390	0.425
E1	0.263	0.293	0.278	0.298	0.280	0.295	0.340	0.390
e	0.100 BSC		0.100 BSC		0.100 BSC		0.100 BSC	
eA	0.310	0.350	0.330	0.370	0.330	0.370	0.430	0.470
L	0.110	0.130	0.120	0.140	0.110	0.142	0.118	0.162
α	0°	15°	0°	15°	0°	15°	0°	15°
S	-	0.040	-	0.055	-	0.043	-	0.065


Dimensions in inches



Plastic small outline J-bend (SOJ)

	20/26-pin 300 mil		28-pin 300 mil		32-pin 300 mil		28-pin 400 mil		32-pin 400 mil		36-pin 400 mil		40-pin 400 mil		42-pin 400 mil		44-pin 400 mil		
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
A	-	0.140	-	0.140	-	0.145	0.132	0.146	-	0.145	-	-	-	0.145	0.128	0.148	0.128	0.148	
A1	0.020	-	0.025	-	0.025	-	0.062	-	0.025	-	-	-	0.025	-	0.025	-	0.025	-	
A2	0.095	0.105	0.095	0.105	0.086	0.105	0.105	115	0.086	0.115	0.102 NOM	0.086	0.115	1.105	1.115	1.105	1.115		
B	0.025	0.032	0.028 TYP		0.026	0.032	0.024	0.032	0.026	0.032	-	0.032	0.026	0.032	0.026	0.032	0.026	0.032	
b	0.016	0.022	0.018 TYP		0.014	0.020	0.013	0.021	0.015	0.020	0.013	0.021	0.015	0.022	0.015	0.020	0.015	0.020	
c	0.008	0.014	0.010 TYP		0.006	0.013	0.005	0.012	0.007	0.013	-	-	0.007	0.014	0.007	0.013	0.007	0.013	
D	-	0.686	-	0.730	0.820	0.830	0.720	0.729	0.820	0.830	0.920	0.930	1.015	1.035	1.070	1.080	1.120	1.130	
E	0.327	0.347	0.327	0.347	0.330	0.340	0.430	0.440	0.435	0.445	0.350	0.390	0.435	0.445	0.370 NOM	0.370 NOM			
E1	0.295	0.305	0.295	0.305	0.292	0.305	0.395	0.405	0.395	0.405	0.400 NOM	0.395	0.405	0.395	0.405	0.395	0.405		
E2	0.245	0.285	0.245	0.285	0.250	0.275	0.354	0.378	0.360	0.380	0.435	0.445	0.348	0.390	0.435	0.445	0.435	0.445	
e	0.050 BSC		0.050 BSC		0.050 BSC		0.050 BSC		0.050 BSC		0.045	0.055	0.050 BSC		0.050 NOM		0.050 NOM		

Dimensions in inches




Package diagrams



Plastic small outline gull wing IC (SOIC)

28-pin 330 mil	
	Min Max
A	- 0.112
A1	0.004 -
b	0.014 0.020
C	0.008 0.014
D	- 0.733
e	0.050 nominal
E	0.326 0.336
H	0.453 0.477
L	0.028 0.044
α	0° 10°


Dimensions in inches



Thin small outline package (TSOP-I)

28-pin 8×13.4		32-pin 8×20		40-pin 10×20	
Min	Max	Min	Max	Min	Max
A	-	1.20	-	1.20	-
A1	0.05	0.15	0.05	0.15	0.05
A2	0.90	1.05	0.90	1.05	0.95
b	0.17	0.27	0.17	0.23	0.17
C	0.10	-	0.10	-	0.10
D	11.70	11.90	18.20	18.60	18.30
e	0.55 nominal	0.50 nominal	0.50 nominal		
E	8.0 nominal	7.80	8.20	9.90	10.10
Hd	13.20	13.60	19.80	20.20	19.80
L	0.30	0.70	0.40	0.60	0.50
α	0°	5°	1°	5°	0°

Dimensions in millimeters



28-pin 32-pin

