
SLVS165A - APRIL 1998 - REVISED JUNE 1998

- Power-On Reset Generator with Fixed Delay Time of 200 ms, no External Capacitor Needed
- Manual Reset Input (TPS3823 Devices Only)
- Pin-For-Pin Compatible with the MAX823 and MAX824
- Supply Voltage Supervision Range 2.5 V, 3 V, 3.3 V, 5 V
- Watchdog Timer Retriggers RESET Output at V_{DD} ≥ V_{IT+}
- Maximum Supply Current of 25 μA
- SOT23-5 Package
- Temperature Range . . . −40°C to 85°C



description

The TPS3823, TPS3824 family of micropower supply-voltage supervisors provides circuit initialization and timing supervision, primarily for microprocessor-based systems.

During power-on, \overline{RESET} is asserted when supply voltage V_{DD} becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors V_{DD} and keeps \overline{RESET} active as long as V_{DD} remains below the threshold voltage V_{IT+} . An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time, $t_d typ = 200$ ms, starts after V_{DD} has risen above the threshold voltage V_{IT+} . When the supply voltage drops below the threshold voltage V_{IT-} , the output becomes active (low) again. No external components are required. All the devices of this family have a fixed-sense threshold voltage V_{IT-} set by an internal voltage divider.

The TPS3823-xx devices incorporate a manual reset input, $\overline{\text{MR}}$. A low level at $\overline{\text{MR}}$ causes $\overline{\text{RESET}}$ to become active. The TPS3824-xx devices do not have the input $\overline{\text{MR}}$, but include a high-level output RESET. Each circuit also has a watchdog timer that is periodically triggered by a positive or negative transition at WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval, $t_{t(\text{Out})} = 1.6 \text{ s}$, $\overline{\text{RESET}}$ becomes active for the time period t_d . This event also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog.

PACKAGE INFORMATION

DEVICE NAME	THRESHOLD VOLTAGE	MARKING	CHIP FORM (Y)
TPS3823-25DBVR	2.25 V	PAPI	TPS3823-25Y
TPS3823-30DBVR	2.63 V	PAQI	TPS3823-30Y
TPS3823-33DBVR	2.93 V	PARI	TPS3823-33Y
TPS3823-50DBVR	4.55 V	PASI	TPS3823-50Y
TPS3824-25DBVR	2.25 V	PATI	TPS3824-25Y
TPS3824-30DBVR	2.63 V	PAUI	TPS3824-30Y
TPS3824-33DBVR	2.93 V	PAVI	TPS3824-33Y
TPS3824-50DBVR	4.55 V	PAWI	TPS3824-50Y



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

description (continued)

The product spectrum is designed for supply voltages of 2.5 V, 3 V, 3.3 V, and 5 V. The circuits are available in a 5-pin SOT23-5 package. The TPS3823, TPS3824 devices are characterized for operation over a temperature range of -40°C to 85°C.


FUNCTION/TRUTH TABLE, TPS3823

MR	V _{DD} >V _{IT}	RESET
L	0	L
L	1	L
Н	0	L
Н	1	Н

FUNCTION/TRUTH TABLE, TPS3824

V _{DD} >V _{IT}	RESET	RESET
0	L	Н
1	Н	L


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12



functional block diagram




timing diagram





TPS38xxY chip information

These chips when properly assembled, display characteristics similar to those of the TPS38xx. Thermal compression or ultrasonic bonding may be caused on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.



Terminal Functions

	TERMINAL			DESCRIPTION			
NAME NO		NO.	1/0	DESCRIPTION			
RESET 1		1	0				
GND		2		Ground			
MR	TPS3823	3	- 1	Manual reset			
RESET	TPS3824		0	Reset			
WDI		4	- 1	Watchdog input. WDI is the input for the watchdog timer.			
V_{DD}		5		Supply voltage			

SLVS165A - APRIL 1998 - REVISED JUNE 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	6 V
Input voltage, MR, WDI (see Note 1)	
Maximum low output current, I _{OL}	5 mA
Maximum high output current, IOH	–5 mA
Input clamp current range, I_{IK} ($V_I < 0$ or $V_I > V_{DD}$)	±10 mA
Output clamp current range, I_{OK} ($V_O < 0$ or $V_O > V_{DD}$)	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	40°C to 85°C
Storage temperature range, T _{stq}	–65°C to 150°C
Soldering temperature	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	OPERATING FACTOR	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
DBV	150 mW	1.2 mW/°C	96 mW	78 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{DD}	1.1	5.5	٧
Input voltage, V _I	0	V _{DD} + 0.3	٧
High-level input voltage at MR and WDI, V _{IH}	$0.7 \times V_{DD}$		٧
Low-level input voltage, V _I L		$0.3 \times V_{DD}$	٧
Input transition rise and fall rate at $\overline{\text{MR}}$ or WDI, $\Delta t/\Delta V$		100	ns/V
Operating free-air temperature range, T _A	-4 0	85	°C



SLVS165A - APRIL 1998 - REVISED JUNE 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	?		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
			TPS382x-25	V _{DD} = V _{IT+} + 0.2 V I _{OH} = -20 μA	0.0				
	High-level output voltage	RESET	TPS382x-30 TPS382x-33	V _{DD} = V _{IT+} + 0.2 V I _{OH} = -30 μA	0.8 × V _{DD}			٧	
Vон			TPS382x-50	V _{DD} = V _{IT+} + 0.2 V I _{OH} = -120 μA	V _{DD} – 1.5 V				
			TPS3824-25	$V_{DD} \ge 1.8 \text{ V, } I_{OH} = -100 \mu\text{A}$					
		RESET	TPS3824-30		0.8 × V _{DD}			٧	
		I NESET	TPS3824-33	V _{DD} ≥ 1.8 V, I _{OH} = −150 μA	0.8 × 400			V	
			TPS3824-50						
			TPS3824-25	$V_{DD} = V_{ T_{+}} + 0.2 V$ $I_{OL} = 1 \text{ mA}$					
		DE OFT	TPS3824-30	V _{DD} = V _{IT+} + 0.2 V	1		0.4		
		RESET	TPS3824-33	I _{OL} = 1.2 mA				V	
ļ.,			TPS3824-50	V _{DD} = V _{IT+} + 0.2 V I _{OL} = 3 mA			0.4		
V _{OL}	Low-level output voltage		TPS382x-25	V _{DD} = V _{IT} - 0.2 V I _{OL} = 1 mA					
		RESET	TPS382x-30	V _{DD} = V _{IT} -0.2 V			0.4		
			TPS382x-33	I _{OL} = 1.2 mA				V	
			TPS382x-50	V _{DD} = V _{IT} - 0.2 V I _{OL} = 3 mA			0.4		
	Power-up reset voltage (see	Note 2)		V _{DD} ≥ 1.1 V, I _{OL} = 20 μA			0.4	٧	
			TPS382x-25	T _A = 0°C – 85°C	2.21	2.25	2.30	v	
			TPS382x-30		2.59	2.63	2.69		
			TPS382x-33		2.88	2.93	3		
. ,	Negative-going input thresho	ld	TPS382x-50	1	4.49	4.55	4.64		
V _{IT} _	voltage (see Note 3)		TPS382x-25		2.20	2.25	2.30		
			TPS382x-30	T. 400C 050C	2.57	2.63	2.69	v	
			TPS382x-33	T _A = -40°C - 85°C	2.86	2.93	3		
			TPS382x-50		4.46	4.55	4.64		
			TPS382x-25						
14.	Ukatawa in at Valaimust		TPS382x-30			30		\	
V _{hys}	Hysteresis at V _{DD} input		TPS382x-33					mV	
			TPS382x-50			50			
l _{IH(AV)}	Average high-level input curr	ent	LWD!	WDI = V _{DD} , time average (dc = 88%)		120		_	
l _{IL(AV)}	Average low-level input current		WDI	WDI = 0.3 V, V _{DD} = 5.5 V time average (dc = 12%)		-15			
			WDI	WDI = V _{DD}		140	190	μА	
ΊΗ	High-level input current		MR	MR = V _{DD} × 0.7, V _{DD} = 5.5 V		-40	-60	•	
	Laurentina I		WDI	WDI = 0.3 V, V _{DD} = 5.5 V		140	190	1	
կ∟	Low-level input current		MR	MR = 0.3 V, V _{DD} = 5.5 V		-110	-160		

NOTES: 2. The lowest supply voltage at which $\overline{\text{RESET}}$ becomes active. $t_{r, VDD} \ge 15 \,\mu\text{s/V}$

^{3.} To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near the supply terminals.



SLVS165A - APRIL 1998 - REVISED JUNE 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
		RESET	TPS382x-25					
LICC	Output short-circuit current		TPS382x-30	$V_{DD} = V_{IT, max} + 0.2 V,$			-400	μА
	(see Note 4)		TPS382x-33	V _O = 0 V				
			TPS382x-50				-800	
lDD	I _{DD} Supply current			WDI and MR unconnected, Outputs unconnected		15	25	μА
	Internal pull-up resistor at MR					52		kΩ
Ci	C _i Input capacitance at MR, WDI			V _I = 0 V to 5.5 V		5		pF

NOTE 4: The RESET short-circuit current is the maximum pull-up current when RESET is driven low by a μP bidirectional reset pin.

timing requirements at R_L = 1 M Ω , C_L = 50 pF, T_A = 25°C


PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT		
		at V _{DD}	$V_{DD} = V_{IT+} + 0.2 V$	V _{DD} = V _{IT-} - 0.2 V		6		μs
t _w	Pulse width	at MR	$V_{DD} \ge V_{IT+} + 0.2 V$,	$V_{IL} = 0.3 \times V_{DD}$	$V_{IH} = 0.7 \times V_{DD}$	1		μs
		at WDI	$V_{DD} \ge V_{IT+} + 0.2 V_{,}$	$V_{IL} = 0.3 \times V_{DD}$	V _{IH} = 0.7 x V _{DD}	100		ns


switching characteristics at R_L = 1 M Ω , C_L = 50 pF, T_A = 25°C


	PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _t (out)	Watchdog time out	$V_{DD} \ge V_{IT+} + 0.2 V$	0.9	1.6	2.5	s	
^t d	Delay time	V _{DD} ≥V _{IT+} +0.2 V, See timing diagram	120	200	300	ms	
t _{pHL}	Propagation (delay) time, high- to-low-level output	MR to RESET delay(TPS3823)	V _{DD} ≥V _{IT+} +0.2 V, V _{IL} =0.3 x V _{DD} , V _{IH} =0.7 x V _{DD}			0.1	μs
	to-low-level output	V _{DD} to RESET delay	V _{IL} = V _{IT-} - 0.2 V,			25	
		V _{DD} to RESET delay (TPS3824)	V _{IH} = V _{IT-} + 0.2 V			25	




TYPICAL CHARACTERISTICS










TYPICAL CHARACTERISTICS







Figure 6

MINIMUM PULSE DURATION AT V_{DD}






MECHANICAL DATA

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions include mold flash or protrusion.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated