Features

- Utilizes the AVR® RISC Architecture
- AVR High-performance and Low-power RISC Architecture
 - 121 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers + Peripheral Control Registers
 - Up to 6 MIPS Throughput at 6 MHz
- Data and Nonvolatile Program Memory
 - 128K Bytes of In-System Programmable Flash

Endurance: 1,000 Write/Erase Cycles

- 4K Bytes Internal SRAM
- 4K Bytes of In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles
- Programming Lock for Flash Program and EEPROM Data Security
- SPI Interface for In-System Programming
- Peripheral Features
 - On-chip Analog Comparator
 - Programmable Watchdog Timer with On-chip Oscillator
 - Programmable Serial UART
 - Master/Slave SPI Serial Interface
 - Real Time Counter (RTC) with Separate Oscillator
 - Two 8-bit Timer/Counters with Separate Prescaler and PWM
 - Expanded 16-bit Timer/Counter System, with Separate Prescaler, Compare,
 Capture Modes and Dual 8-, 9-, or 10-bit PWM
 - Programmable Watchdog Timer with On-chip Oscillator
 - 8-channel, 10-bit ADC
- Special Microcontroller Features
 - Low-power Idle, Power Save and Power-down Modes
 - Software Selectable Clock Frequency
 - External and Internal Interrupt Sources
- Specifications
 - Low-power, High-speed CMOS Process Technology
 - Fully Static Operation
- Power Consumption at 4 MHz, 3V, 25°C
 - Active: 5.5 mA
 - Idle Mode: 1.6 mA
 - Power-down Mode: < 1 μA
- I/O and Packages
 - 32 Programmable I/O Lines, 8 Output Lines, 8 Input Lines
 - 64-lead TQFP
- Operating Voltages
 - 2.7 3.6V (ATmega103L)
 - 4.0 5.5V (ATmega103)
- Speed Grades
 - 0 4 MHz (ATmega103L)
 - 0 6 MHz (ATmega103)



8-bit AVR®
Microcontroller
with 128K Bytes
In-System
Programmable
Flash

ATmega103 ATmega103L


Preliminary







Pin Configuration



Description

The ATmega103(L) is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega103(L) achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The AVR core is based on an enhanced RISC architecture that combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.


The ATmega103(L) provides the following features: 128K bytes of in-system programmable Flash, 4K bytes EEPROM, 4K bytes SRAM, 32 general purpose I/O lines, 8 input lines, 8 output lines, 32 general purpose working registers, real time counter (RTC), 4 flexible timer/counters with compare modes and PWM, UART, programmable watchdog timer with internal oscillator, an SPI serial port and three software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power Save mode, the timer oscillator continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The on-chip ISP Flash allows the program memory to be reprogrammed in-system through a serial interface or by a conventional nonvolatile memory programmer. By combining an 8-bit RISC CPU with a large array of ISP Flash on a monolithic chip, the Atmel ATmega103(L) is a powerful microcontroller that provides a highly flexible and cost-effective solution to many embedded control applications.

The ATmega103(L) AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Block Diagram

Figure 1. The ATmega103(L) Block Diagram







Pin Descriptions

VCC

Supply voltage

GND

Ground

Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers can sink 20 mA and can drive LED displays directly. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated.

Port A serves as Multiplexed Address/Data bus when using external SRAM.

The port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port B output buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low, will source current if the pull-up resistors are activated.

Port B also serves the functions of various special features.

The port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C (PC7..PC0)

Port C is an 8-bit output port. The Port C output buffers can sink 20 mA.

Port C also serves as Address output when using external SRAM.

Since Port C is an output only port, the port C pins are **not** tri-stated when a reset condition becomes active.

Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated.

Port D also serves the functions of various special features.

The port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E (PE7..PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port E output buffers can sink 20 mA. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated.

Port E also serves the functions of various special features.

The port E pins are tri-stated when a reset condition becomes active, even if the clock is not running

Port F (PF7..PF0)

Port F is an 8-bit input port. Port F also serves as the analog inputs for the ADC.

RESET

Reset input. An external reset is generated by a low level on the \overline{RESET} pin. Reset pulses longer than 50 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier.

TOSC1

Input to the inverting Timer/Counter oscillator amplifier.

TOSC2

Output from the inverting Timer/Counter oscillator amplifier.

WR

External SRAM write strobe

\overline{RD}

External SRAM read strobe

ALE

ALE is the Address Latch Enable used when the External Memory is enabled. The ALE strobe is used to latch the loworder address (8 bits) into an address latch during the first access cycle, and the AD0-7 pins are used for data during the second access cycle.

AVCC

Supply voltage for Port F, including ADC. The pin must be connected to VCC when not used for the ADC. See "ADC Noise Canceling Techniques" on page 71 for details when using the ADC.

AREF

This is the analog reference input for the ADC converter. For ADC operations, a voltage in the range AGND to AVCC must be applied to this pin.

AGND

If the board has a separate analog ground plane, this pin should be connected to this ground plane. Otherwise, connect to GND.

PEN


This is a programming enable pin for the serial programming mode. By holding this pin low during a power-on reset, the device will enter the serial programming mode. PEN has no function during normal operation.





Architectural Overview

Figure 2. The ATmega103(L) AVR RISC Architecture



The AVR uses a Harvard architecture concept – with separate memories and buses for program and data. The program memory is accesses with a single level pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system programmable Flash memory. With a few exceptions, AVR instructions have a single 16-bit word format, meaning that every program memory address contains a single 16-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 16-bit stack pointer SP is read/write accessible in the I/O space.

The 4000 bytes data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.

Register Summary

### Manne Birl Birl Birl Birl Birl Birl Birl Birl	Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Pogo
SEC (SEE) SPH			DIL7								<u> </u>
\$35,000 \$PK			PD15								
Side (Side)	, ,										
Sign	, ,										· -
SAN (SAA) EICH ISC71 ISC72 ISC81 ISC80 ISC81 ISC80 I			XDIVEN	YDIV6	YDIV5	XDIV4	XDIV3	XDIV2	ADIVI		
\$398 \$398 \$400	, ,		10071	-	-	-	-	-	-		
\$30 (58) EPFR	, ,										
SSY (877) TMSK											
\$58 (\$56) TIFR											
SSS (859) MCUCH SRE											
\$34 (SM) MCUSR									OCFO	1000	
	, ,			SRW					-	-	
SSC SSC TONTO				-							
SSI (SSI) OCR0					COM01	COMOO	CTC0	CS02	CS01	CS00	
S80 (S80) ASSR	, ,			. ,							
SEE (SEP) TOCHTAL COM141 COM161 COM161 COM160	, ,		Timer/Count	er0 Output Comp	are Register						
SEC SEP TOCHTB			-	_	_	_	AS0	TCN0UB			
SEC SEC TONTIL TimerCounter - Counter Register tow Byte	, ,				COM1B1		-	-			
SSC (64C) TONTIL Timer/CounterT - Counter Register Low Byte page 47	, ,				_	_	CTC1	CS12	CS11	CS10	
S2B (64B) OCR14H											
S2A (S4A) OCR18L	\$2C (\$4C)				,						page 47
S29 (549)	\$2B (\$4B)	OCR1AH	Timer/Count	er1 – Output Con	npare Register A	High Byte					page 48
S28 (649)		OCR1AL	Timer/Count	er1 – Output Cor	npare Register A	Low Byte					page 48
SZ7 (S47) CR1H Timer/Counter1 - Input Capture Register Now Byte page 48	\$29 (\$49)	OCR1BH	Timer/Count	er1 – Output Cor	npare Register B	High Byte					page 48
S26 (545) CRTL	\$28 (\$48)	OCR1BL	Timer/Count	er1 – Output Cor	npare Register B	Low Byte					page 48
S25 (\$45) TOCR2	\$27 (\$47)	ICR1H	Timer/Count	er1 – Input Captu	ıre Register High	Byte					page 48
S24 (S44) TONT2	\$26 (\$46)	ICR1L	Timer/Count	er1 – Input Captu	re Register Low	Byte					page 48
S23 (\$43)	\$25 (\$45)	TCCR2	_	PWM2	COM21	COM20	CTC2	CS22	CS21	CS20	page 38
S21 (\$47) WDTCR	\$24 (\$44)	TCNT2	Timer/Counter2 (8-bit)					page 39			
SIF (SSF)	\$23 (\$43)	OCR2	Timer/Count	er2 Output Comp	are Register						page 40
STE (SSE) EEARL EEPROM Address Register	\$21 (\$47)	WDTCR	-	_	_	WDTOE	WDE	WDP2	WDP1	WDP0	page 51
STD (SSD) EEDR EEPROM Data Register Page 53	\$1F (\$3F)	EEARH	-	-	-	-	EEAR11	EEAR10	EEAR9	EEAR8	page 52
\$1C (\$3C)	\$1E (\$3E)	EEARL	EEPROM Ac	dress Register L						I.	page 52
\$18 (\$38) PORTA	\$1D (\$3D)	EEDR	EEPROM Da	ata Register							page 53
\$14 (\$3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 page 75 \$19 (\$39) PINA PINA7 PINA6 PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 page 75 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 page 77 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 page 77 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 page 77 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 page 82 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 page 83 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 84 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 84 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 84 \$0F (\$2F) \$PDR \$P Data Register \$0F (\$2F) \$PDR \$P Data Register \$0F (\$2F) \$PDR \$P DATA Register \$0B (\$2E) \$PSR \$PI B \$PE DORD MSTR CPOL CPHA \$PR1 \$PR0 page 62 \$0A (\$2A) UCR RXCIE TXC UDRE FE OR — — — — — page 62 \$0A (\$2A) UCR RXCIE TXCE UDRE RXEN TXEN CHR9 RXB8 TXB8 page 63 \$09 (\$2P) UBRR UART Baud Rate Register \$0B (\$2F) ADMUX — — — — — — — — — — — — — page 65 \$0F (\$2F) ADMUX — — — — — — — — — — — — — — — — — — —	\$1C (\$3C)	EECR	_	_	_	_	EERIE	EEMWE	EEWE	EERE	page 53
S19 (S39)	\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	page 75
\$18 (\$38)	\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	page 75
\$17 (\$37)	\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	page 75
\$17 (\$37)	\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	page 77
\$16 (\$36)	\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	
S15 (S35)		PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	
\$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 page 83 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 84 \$10 (\$30) PIND PIND7 PIND6 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 84 \$05 (\$27) SPDR SPI Data Register page 58 \$05 (\$28) SPSR SPIF WCOL page 58 \$05 (\$29) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 page 57 \$06 (\$20) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 page 57 \$07 (\$20) UDR UART I/O Data Register page 62 \$08 (\$28) USR RXC TXC UDRE FE OR page 62 \$08 (\$28) USR RXC TXC UDRE FE OR page 63 \$09 (\$29) UBRR UART Baud Rate Register page 63 \$09 (\$29) UBRR UART Baud Rate Register page 65 \$07 (\$27) ADMUX ACO ACI ACIE ACIC ACIS ACIS ADPS page 65 \$07 (\$27) ADMUX MUX2 MUX1 MUX0 page 69 \$08 (\$28) ACSR ADEN ADSC - ADIF ADIE ADPS ADPS ADPS ADPS ADPS ADPS ADPS ADPS		PORTC							PORTC1	PORTC0	
\$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 84 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 84 \$0F (\$2F) SPDR SPI Data Register page 58 \$0E (\$2E) SPSR SPIF WCOL											
\$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 84 \$0F (\$2F) SPDR SPI Data Register page 58 \$0E (\$2E) SPSR SPIF WCOL — — — — — — — — — — — — page 58 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 page 57 \$0C (\$2C) UDR UART I/O Data Register page 62 \$0B (\$2B) USR RXC TXC UDRE FE OR — — — — page 62 \$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 page 63 \$09 (\$29) UBRR UART Baud Rate Register page 65 \$08 (\$28) ACSR ACD — ACO ACI ACIE ACIC ACIS1 ACIS0 page 65 \$07 (\$27) ADMUX — — — — — — MUX2 MUX1 MUX0 page 69 \$06 (\$26) ADCSR ADEN ADSC — ADIF ADIE ADPS2 ADPS1 ADPS0 page 70 \$05 (\$25) ADCH — — — — — — — — — ADC9 ADC8 page 71 \$04 (\$24) ADCL ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADC1 ADC0 page 87 \$05 (\$22) DDRE DDE7 DDE6 DDE5 DDE4 DDE3 PINE4 PINE3 PINE2 PINE1 PINE0 page 87 \$01 (\$21) PINE PINE7 PINE6 PINE5 PINE4 PINE3 PINE2 PINE1 PINE0 page 91	, ,		DDD7	DDD6							· -
SPDR SPDR SPIData Register Page 58											
\$0E (\$2E) \$P\$R \$PIF WCOL — — — — — — — — — — — — — — — page 58 \$0D (\$2D) \$P\$CR \$PIE \$PE DORD MSTR CPOL CPHA \$P\$R1 \$P\$R0 page 57 \$0C (\$2C) UDR UART I/O Data Register					1	<u> </u>		<u> </u>	<u> </u>		· -
\$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 page 57 \$0C (\$2C) UDR UART I/O Data Register page 62 \$0B (\$2B) USR RXC TXC UDRE FE OR — — — page 62 \$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 page 63 \$09 (\$29) UBRR UART Baud Rate Register page 65 page 69 page 69 page 69 page 69 page 69 page 69 </td <td>, ,</td> <td></td> <td></td> <td>•</td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td></td>	, ,			•	_		_	_	_	_	
\$0C (\$2C) UDR					DORD	MSTR	CPOL	СРНА	SPR1	SPR0	
\$0B (\$2B) USR RXC TXC UDRE FE OR - - - page 62 \$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 page 63 \$09 (\$29) UBRR UART Baud Rate Register page 65 page 69 page 70 page 70 page 70 page 70 page 70 page 70 page 71 page 71 </td <td>, ,</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-: 02</td> <td></td> <td></td> <td>20</td> <td>, ,</td>	, ,						-: 02			20	, ,
\$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 page 63 \$09 (\$29) UBRR UART Baud Rate Register page 65 \$08 (\$28) ACSR ACD — ACO ACI ACIE ACIC ACIS1 ACIS0 page 65 \$07 (\$27) ADMUX — — — — MUX2 MUX1 MUX0 page 69 \$06 (\$26) ADCSR ADEN ADSC — ADIF ADIE ADPS2 ADPS1 ADPS0 page 70 \$05 (\$25) ADCH — — — — — — ADC9 ADC8 page 71 \$04 (\$24) ADCL ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADC1 ADC0 page 71 \$03 (\$23) PORTE PORTE7 PORTE6 PORTE5 PORTE4 PORTE3 PORTE2 PORTE1 PORTE0 page 87 \$02 (\$22) DDRE					UDRE	FF	OR	_	_	_	
\$09 (\$29) UBRR UART Baud Rate Register	, ,										
\$08 (\$28) ACSR ACD — ACO ACI ACIE ACIC ACIS1 ACIS0 page 65 \$07 (\$27) ADMUX — — — — — — MUX2 MUX1 MUX0 page 69 \$06 (\$26) ADCSR ADEN ADSC — ADIF ADIE ADPS2 ADPS1 ADPS0 page 70 \$05 (\$25) ADCH — — — — — — — — ADC9 ADC8 page 71 \$04 (\$24) ADCL ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADC1 ADC0 page 71 \$03 (\$23) PORTE PORTE7 PORTE6 PORTE5 PORTE4 PORTE3 PORTE2 PORTE1 PORTE0 page 87 \$02 (\$22) DDRE DDE7 DDE6 DDE5 DDE4 DDE3 DDE2 DDE1 DDE0 page 87 \$01 (\$21) PINE PINE7 PINE6 PINE5 PINE4 PINE3 PINE2 PINE1 PINE0 page 87 \$00 (\$20) PINF PINF7 PINF6 PINF5 PINF4 PINF3 PINF2 PINF1 PINF0 page 91	, ,				ODITIE	IDILIA	IZEN	0/1110	11/100	17,00	
\$07 (\$27) ADMUX - - - - - - - MUX2 MUX1 MUX0 page 69 \$06 (\$26) ADCSR ADEN ADSC - ADIF ADIE ADPS2 ADPS1 ADPS0 page 70 \$05 (\$25) ADCH - - - - - - ADC9 ADC8 page 71 \$04 (\$24) ADCL ADC1 ADC6 ADC5 ADC4 ADC3 ADC2 ADC1 ADC0 page 71 \$03 (\$23) PORTE PORTE7 PORTE6 PORTE5 PORTE4 PORTE3 PORTE2 PORTE1 PORTE0 page 87 \$02 (\$22) DDRE DDE7 DDE6 DDE5 DDE4 DDE3 DDE2 DDE1 DDE0 page 87 \$01 (\$21) PINE PINE7 PINE6 PINE5 PINE4 PINE3 PINE2 PINE1 PINE0 page 87 \$00 (\$20) PINF PINF6 PINF5 PINF4	, ,				ACO	ACI	ACIE	ACIC	ACIS1	ACIEO	
\$06 (\$26) ADCSR ADEN ADSC — ADIF ADIE ADPS2 ADPS1 ADPS0 page 70 \$05 (\$25) ADCH — — — — — — ADC9 ADC8 page 71 \$04 (\$24) ADCL ADC1 ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADC1 ADC0 page 71 \$03 (\$23) PORTE PORTE7 PORTE6 PORTE5 PORTE4 PORTE3 PORTE2 PORTE1 PORTE0 page 87 \$02 (\$22) DDRE DDE7 DDE6 DDE5 DDE4 DDE3 DDE2 DDE1 DDE0 page 87 \$01 (\$21) PINE PINE7 PINE6 PINE5 PINE4 PINE3 PINE2 PINE1 PINE0 page 87 \$00 (\$20) PINF PINF6 PINF5 PINF4 PINF3 PINF2 PINF1 PINF0 page 91				_							
\$05 (\$25) ADCH - - - - - - - ADC9 ADC8 page 71 \$04 (\$24) ADCL ADC1 ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADC1 ADC0 page 71 \$03 (\$23) PORTE PORTE7 PORTE6 PORTE5 PORTE4 PORTE3 PORTE2 PORTE1 PORTE0 page 87 \$02 (\$22) DDRE DDE7 DDE6 DDE5 DDE4 DDE3 DDE2 DDE1 DDE0 page 87 \$01 (\$21) PINE PINE7 PINE6 PINE5 PINE4 PINE3 PINE2 PINE1 PINE0 page 87 \$00 (\$20) PINF PINF6 PINF5 PINF4 PINF3 PINF2 PINF1 PINF0 page 91				ADSC							
\$04 (\$24) ADCL ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADC1 ADC0 page 71 \$03 (\$23) PORTE PORTE7 PORTE6 PORTE5 PORTE4 PORTE3 PORTE2 PORTE1 PORTE0 page 87 \$02 (\$22) DDRE DDE7 DDE6 DDE5 DDE4 DDE3 DDE2 DDE1 DDE0 page 87 \$01 (\$21) PINE PINE7 PINE6 PINE5 PINE4 PINE3 PINE2 PINE1 PINE0 page 87 \$00 (\$20) PINF PINF7 PINF6 PINF5 PINF4 PINF3 PINF2 PINF1 PINF0 page 91											
\$03 (\$23) PORTE PORTE7 PORTE6 PORTE5 PORTE4 PORTE3 PORTE2 PORTE1 PORTE0 page 87 \$02 (\$22) DDRE DDE7 DDE6 DDE5 DDE4 DDE3 DDE2 DDE1 DDE0 page 87 \$01 (\$21) PINE PINE7 PINE6 PINE5 PINE4 PINE3 PINE2 PINE1 PINE0 page 87 \$00 (\$20) PINF PINF7 PINF6 PINF5 PINF4 PINF3 PINF2 PINF1 PINF0 page 91											
\$02 (\$22) DDRE DDE7 DDE6 DDE5 DDE4 DDE3 DDE2 DDE1 DDE0 page 87 \$01 (\$21) PINE PINE7 PINE6 PINE5 PINE4 PINE3 PINE2 PINE1 PINE0 page 87 \$00 (\$20) PINF PINF7 PINF6 PINF5 PINF4 PINF3 PINF2 PINF1 PINF0 page 91	, ,										
\$01 (\$21) PINE PINE7 PINE6 PINE5 PINE4 PINE3 PINE2 PINE1 PINE0 page 87 \$00 (\$20) PINF PINF7 PINF6 PINF5 PINF4 PINF3 PINF2 PINF1 PINF0 page 91	, ,										
\$00 (\$20) PINF PINF7 PINF6 PINF5 PINF4 PINF3 PINF2 PINF1 PINF0 page 91											
											· -
	\$00 (\$20)		PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	page 91

Note: For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.





Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AI	ND LOGIC INSTRUC	TIONS	<u> </u>	I	1
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl, K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl, K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V	1
COM	Rd	One's Complement	Rd ← \$FF - Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 - Rd	Z,C,N,V,H	1
SBR	Rd, K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd, K	Clear Bit(s) in Register	Rd ← Rd · (\$FF - K)	Z,N,V	1
		,, -	, , ,		
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement Text for Zoro or Minus	Rd ← Rd - 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← \$FF	None	1
BRANCH INSTR				T	
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd, Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd, Rr	Compare	Rd - Rr	Z,N,V,C,H	1
CPC	Rd, Rr	Compare with Carry	Rd - Rr - C	Z,N,V,C,H	1
CPI	Rd, K	Compare Register with Immediate	Rd - K	Z,N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b) = 1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b) = 1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC \leftarrow PC + k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC \leftarrow PC + k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRVS		Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1		
	k	S .	, ,	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2
	RINSTRUCTIONS		1	T	
ELPM	1 .	Extended Load Program Memory	$RO \leftarrow (Z+RAMPZ)$	None	3
MOV	Rd, Rr	Move between Registers	$Rd \leftarrow Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1

Instruction Set Summary (Continued)

			I		
Mnemonics	Operands	Description	Operation	Flags	#Clocks
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-increment	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-decrement	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-increment	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-decrement	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-increment	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-decrement	$Z \leftarrow Z - 1$, Rd \leftarrow (Z)	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-increment	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-decrement	$X \leftarrow X - 1$, $(X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-increment	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-decrement	$Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-increment	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-decrement	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q, Rr	Store Indirect with Displacement	$(Z+q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
BIT AND BIT-TES	TINSTRUCTIONS			•	
SBI	P, b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P, b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n = 06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit Load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z←1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	T	1
CLI		Global Interrupt Disable	1←0	I	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T←1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	3
WDR		Watchdog Reset	(see specific descr. for WD timer)	None	1
		<u> </u>	<u>, </u>		






Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
4	2.7 - 3.6V	ATmega103L-4AC	64A	Commercial (0°C to 70°C)
		ATmega103L-4AI	64A	Industrial (-40°C to 85°C)
6	4.0 - 5.5V	ATmega103-6AC	64A	Commercial (0°C to 70°C)
		ATmega103-6AI	64A	Industrial (-40°C to 85°C)

Package Type					
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				

Packaging Information







Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France

TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing $^{\text{@}}$ and/or $^{\text{\tiny{TM}}}$ are registered trademarks and trademarks of Atmel Corporation.

Printed on recycled paper.

0945ES-01/00/xM