# 4 MEGABIT FLASH EEPROM

DPZ128X32VI/DPZ128X32VIP

#### DESCRIPTION:

The DPZ128X32VI/VIP is a 4 megabit CMOS FLASH Electrically Erasable and Programmable nonvolatile memory module. The module is built with four 128K x 8 FLASH memory devices. The DPZ128X32VI/VIP can be user configurable as 512K x 8, 256K x 16 or 128K x 32 bits.


The DPZ128X32VI/VIP is ideal for use in systems that require periodic code updates, or for use as a high speed nonvolatile storage medium.


#### **FEATURES:**

- User Definable Configuration: 512K x 8, 256K x 16 or 128K x 32
- Fast Read Access Times: 120, 150, 170, 200, 250ns
- Low Power:

120mA Maximum Active (32 bit Mode) 400µA Maximum Standby (CMOS)

- 10,000 Erase/Program Cycles Minimum
- Command Register Architecture for Microprocessor Compatible Write Interface.
- 12.0V ±5% VPP
- TTL-Compatible Inputs and Outputs
- Military Versions Available with All Devices used to Construct the Module Compliant to MIL-STD-883; Class B
- 66-Pin Ceramic PGA "VERSAPAC" Package





P	'IN NAMES
A0 - A16	Address Inputs
I/O0 - I/O31	Data In/Out
CE0 - CE3	Chip Enables
WEO - WE3	Write Enables
Œ	Output Enable
Vpp	Programming Voltage
$V_{DD}$	Power (+5V)
Vss	Ground
N.C.	No Connect

PIN-OUT DIAGRAM										
1 I/08   12 2 I/09   13 3 I/01Ø   14 4 A9   15 5 A16   16 6 A2   17 7 A11   18 8 N.C.   19 9 I/0Ø   2Ø 1Ø I/01   21 11 I/02   22										

30A014-52-I REV. C

327

**■ 2759415 0001507 9T3 ■** 

## **DEVICE OPERATION:**

The DPZ128X32VI/VIP is an electrically erasable and programmable memory that functions similar to an EPROM type device, but can be erased without removing it from the system and exposing it to ultraviolet light. Each 128K x 8 device on the module can be erased individually eliminating the need to re-program the entire module when partial code changes are required.

#### READ:

With  $V_{PP} = 0V$  to  $V_{DD} + 2.0V$  ( $V_{PPLO}$ ), the DPZ128X32VI/VIP is a read-only memory and can be read like a standard EPROM. The module can be read as a 32 bit, 16 bit or an 8 bit device. CE0 through CE3 select the device to be read. After a device is selected, OE is set to a logic-low level to enable the outputs of the module.

When  $V_{PP}=12.0V\pm0.6V$  ( $V_{PPHI}$ ), reads can be accomplished in the same manner as described above but must be preceded by writing 00H to the command register prior to reading the device. When  $V_{PP}$  is raised to  $V_{PPHI}$  the contents of the command register default to 00H and remain that way until the command register is altered.

#### STANDBY:

When CE0 through CE3 are raised to a logic-high level, the standby operation disables the DPZ128X32VIVIP reducing the power consumption substantially. The outputs are placed in a high-impedance state, independent of the OE input. If the module is deselected during programming, erasure, or program/erase verification, the device upon which the operation was being performed will continue to draw active current until the operation is completed.

#### PROGRAM:

The DPZ128X32VI/VIP programming and erasing functions are accessed via the command register when high voltage is applied to Vpp. The contents of the command register control the functions of the memory device (see Command Definition Table).

The command register is not an addressable memory location. The register stores the address, data, and command information required to execute the command. When  $V_{PP} = V_{PPLO}$  the command register is reset to 00H returning the device to the read-only mode.

The command register is written by enabling the device upon which the operation is to be performed (see *Truth Table*). While the device is enabled bring WE to a logic-low ( $V_{\rm L}$ ), the address is latched on the falling edge of WE and data is latched on the rising edge of WE. Programming is initiated by writing 40H (program setup command) to the command register. On the next falling edge of WE the address to be programmed will be latched followed by the data being latched on the rising edge of WE (see AC Operating and Characteristics Table).

#### PROGRAM VERIFY:

The DPZ128X32VI/VIP is programmed one byte at a time. Each byte may be programmed sequentially or at random. Following each programming operation, the byte must be verified.

To initiate the program-verify mode, COH must be written to the command register of the device just programmed. The programming operation is terminated on the rising edge of WE the program-verify command is written to the command register. After the program-verify command is written to the command register, the memory device applies an internally generated margin voltage to the byte just written. After waiting twHGL, the byte can be verified by doing a read. If true data is read from the device, the byte write was successful and the next byte may be programmed.

If the device fails to verify, the program/verify operation is repeated up to 25 times. Failure to verify after 25 program/verify operations indicates a failed device. Most bytes will program on the first or second write.

#### **ERASE:**

The DPZ128X32VI/VIP can be erased one 128K x 8 device at a time or two devices can be erased if using the module as a x16 or x32 bit device. The erase function is a command-only operation and can only be executed while  $V_{PP} = V_{PPHI}$ .

To setup the chip-erase, 20H must be written to the command register. The chip-erase is then executed by once again writing 20H to the command register (see AC Operating and Characteristics Table).

To ensure a reliable erasure, all bits in the device to be erased should be programmed to their charged state (data = 00H) prior to starting the erase operation. With the algorithm provided, this operation should take approximately 2 minutes.

### HIGH PERFORMANCE PARALLEL ERASURE:

Dense-Pac recommends that all users implement the following Intel High Performance Parallel Erase algorithm in order to avoid the possibility of over erasing these parts.

In applications containing more than one FLASH memory, you can erase each device serially or you can reduce total erase time by implementing a parallel erase algorithm. You may save time by erasing all devices at the same time. However, since FLASH memories may erase at different rates, you must verify each device separately. This can be done in a word-wise fashion with the Command Register Reset Command and a special masking algorithm.

Take for example the case of two-device (parallel) erasure. The CPU first writes the data word erase command 2020H twice in succession. This starts erasure. After 10ms, the CPU writes the data word verify command A0A0H to stop erasure and setup erase verification. If both one or both bytes are not erased at the given address, the CPU implements the erase sequence again without incrementing the address.

Suppose at the given address only the low byte verifies FFH data? Could the whole chip be erased? The answer is yes. Rather than check the rest of the low byte addresses independently of the high byte, simply use the reset command to mask the low byte from erasure and erase verification on the next erase loop. In this example the erase command would be 20FFH and the verify command would be A0FFH. Once the high byte verifies at the address, the CPU modifies the command back to the default 2020H and A0A0H, increments to the next address, and then writes the verify command.

See Figure 4 for a conceptual view of the parallel erase flow chart and Figure 4 for the detailed version. These flow charts are for the 16-bit systems and can be expanded for 32-bit designs.

## **ERASE VERIFY:**

The erase operation erases all bytes in the device selected in parallel. Upon completion of the erase operation, each byte

328

**2759415 0001508 83T 📟** 

must be verified. This operation is initiated by writing A0H to the command register. The address to be verified must be supplied because it is latched on the falling edge of WE.

The memory device internally generates a margin voltage and applies it to the addressed byte. If FFH is read from the device, it indicates the byte is erased. The erase/verify command is issued prior to each byte verification to latch the address of the byte to be verified. This continues until FFH is not read from the device or the last address for the device being erased is read.

If FFH is not read from the byte being verified, an additional erase operation is performed. Verification then resumes from the last byte verified. Once all bytes in the device being erased are verified, the erase operation is complete. The verify operation should now be terminated by writing a valid command such as program set-up to the command register.

#### RESET:

The reset command is provided as a way to safely abort a program or erase command operation. Following either the program setup command (40H) or the set-up erase command

(20H), two consecutive writes of FFH will safely abort either operation. If the reset command is issued prior to the program command or the erase command, the memory contents will not be altered. A valid command must then be written to put the device in another mode.

#### **DESIGN CONSIDERATIONS:**

 $V_{PP}$  traces should use similar trace widths and layout considerations as the  $V_{DD}$  power bus. The  $V_{PP}$  supply traces should also be decoupled to help decrease voltage spikes.

Power-up sequencing should be such that  $V_{PP}$  doesn't go above  $V_{DD}+2.0V$  before  $V_{DD}$  reaches a steady state voltage, while on power-down  $V_{PP}$  should be below  $V_{DD}+2.0V$  before  $V_{DD}$  is lowered.

While the DPZ128X32VI/VIP memory module has high-frequency, low-inductance decoupling capacitors mounted on the substrate connected to  $V_{DD}$  and  $V_{SS}$ , it is recommended that a 4.7µF to  $10\mu\text{F}$  electrolytic capacitor be placed near the memory module connected across  $V_{DD}$  and  $V_{SS}$  for bulk storage.

	TRUTH TABLE										
Mode	Description	CEn	WE	ŌĒ	V <sub>PP</sub>	Data I/O					
	Not Selected	Н	Х	х	VPPLO	HIGH-Z					
READ - ONLY	Output Disable	Ł	Н	Н	VPPLO	HIGH-Z					
	Read	L	Н	L	VPPLO	<b>D</b> out					
	Not Selected	Н	х	х	V <sub>PPHI</sub>	HIGH-Z					
DE A DAMOITE	Output Disable	L	Н	Н	V <sub>PPHI</sub>	HIGH-Z					
READ/WRITE	Read	L	Н	L	V <sub>PPHI</sub>	Dout					
	Write	L	L	Н	V <sub>PPHI</sub>	Din					

L = LOW, H = HIGH, X = Don't Care

COMMAND DEFINITION TABLE										
	Bus	ı	irst Bus Cycle		Se	cond Bus Cyc	cle			
Command	Cycles Reg'd	Operation	Address	Data	Operation	Address	Data			
Read Memory	1	Write	Х	00H	-	-	-			
Setup Erase / Erase	2	Write	Х	20H	Write	Х	20H			
Erase Verify	2	Write	EA	AOH	Read	Х	EVD			
Setup Program / Program	2	Write	х	40H	Write	PA	PD			
Program Verify	2 Write X C0H		C0H	Read	х	PVD				
Reset	2	Write	Х	FFH	Write	Х	FFH			

EA = Address to Verify

EVD = Data Read from Location EA

PVA = Data to be Read from Location PA at Program Verify

PA = Address to Program

PD = Data to be Programmed at Location PA

2759415 0001509 776

30A014-52-l REV. C 329

	ABSOLUTE MAXIMUM RATINGS <sup>1</sup>									
Symbol	Parameter Parameter	Value	Unit							
Tstc	Storage Temperature	-65 to +150	°C							
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C							
V <sub>1/O</sub>	Voltage on any Pin	-0.5 to +7.0 <sup>2</sup>	V							
Vpp	V <sub>PP</sub> Supply Voltage During Erase/Program	-0.5 to +14.0 <sup>3</sup>	V							
V <sub>DD</sub>	Supply Voltage	-0.6 to +7.0 <sup>2</sup>	V							
lout	Output Current	100 4	mA							


RI	RECOMMENDED OPERATING RANGE <sup>5</sup>											
Symbol	Characteri	stic	Min.	Тур.	Max.	Unit						
$V_{DD}$	Supply Voltage	4.5	5.0	5.5	٧							
VIL	Input LOW Vo	-0.5		0.8	٧							
ViH	Input HIGH Vo	oltage	2.0		V <sub>DD</sub> +0.5	V						
		С	0	+25	+70							
TA	Operating Temperature	1	-40	+25	+85	°C						
	Tampelature	M/B	-55	+25	+ 1.25							

CAI	CAPACITANCE 6: T <sub>A</sub> = 25°C, F = 1.0MHz									
Symbol	Parameter	Unit	Condition							
CADR	Address Input	100								
CCE	Chip Enable	15	ŀ							
Cwe	Write Enable	50	рF	$V_{IN}^3 = 0V$						
COE	Output Enable	100								
C <sub>1/O</sub>	Data Input/Output	100								

	DC	OPERATING CHARAC	TERIST	ICS: Over	operatir	ng ranges			
Symbol	Characteristics	Conditions		X8	>	(16	Х	32	Unit
Syllibol	Characteristics	Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Cint
I <sub>IN</sub>	Input Leakage Current	$V_{IN} = V_{DD}$ to $V_{SS}$	-5	+5	-5	+5	-5	+5	μΑ
loL	Output Leakage Current	Vout = V <sub>DD</sub> or V <sub>SS</sub>	-40	+40	-20	+20	-10	+10	μΑ
lcc1	V <sub>DD</sub> Active Read Current	CE = V <sub>IL</sub> , f = 6MHz l <sub>OUT</sub> = 0mA		30		60		120	mA
lcc2	V <sub>DD</sub> Programming Current	Programming in Progress		30		60		120	mA
lcc3	V <sub>DD</sub> Erase Current	Erasure in Progress		30		60		120	mA
I <sub>SB1</sub>	VDD Supply Standby Current (CMOS)	$\overline{CE} = V_{DD} - 0.2V, V_{IN} \ge V_{DD} - 0.2V \text{ or } V_{IN} \le 0.2V$		400		400		400	μА
I <sub>SB2</sub>	V <sub>DD</sub> Standby Supply Current (TTL)	$\overline{CE} = V_{IH}, V_{IN} = V_{IH}$ or $V_{IN} - V_{IL}$		4		4		4	mA
IPPS	V <sub>PP</sub> Leakage Current	VPP = VPPLO		4		4		4	μА
	V . D	VPP = VPPHI		200		200		200	
I <sub>PP1</sub>	V <sub>PP</sub> Read Current	VPP = VPPLO		4		4		4	μА
I <sub>PP2</sub>	V <sub>PP</sub> Programming Current	V <sub>PP</sub> = V <sub>PPHI</sub> , Programming in Progress		30		60		120	mA
l <sub>PP3</sub>	V <sub>PP</sub> Erase Current	V <sub>PP</sub> = V <sub>PPHI</sub> , Erasure in Progress		30		60		120	mÀ
VIL	Input LOW Voltage		-0.5	0.8	-0.5	0.8	-0.5	0.8	V
ViH	Input HIGH Voltage		2.2	V <sub>DD</sub> +0.5	2.2	V <sub>DD</sub> +0.5	2.2	V <sub>DD</sub> +0.5	V
Vol	Output LOW Voltage	I <sub>OL</sub> = 5.8mA		0.45		0.45		0.45	V
VoH	Output HIGH Voltage	I <sub>OH</sub> = -2.5mA	2.4		2.4		2.4		٧
V <sub>PPLO</sub>	V <sub>PP</sub> During Read-Only Op	erations	0	V <sub>DD</sub> +2.0	0	V <sub>DD</sub> +2.0	0	V <sub>DD</sub> +2.0	V
VPPLH	V <sub>PP</sub> During Read/Write Op	erations	11.4	12.6	11.4	12.6	11.4	12.6	V

AC TEST COND	AC TEST CONDITIONS							
Input Pulse Levels	0V to 3.0V							
Input Pulse Rise and Fall Times	5ns							
Input and Output Timing Reference Levels	1.5V							
Output Timing Reference Levels During Verify	0.8V and +2.4V							

OUTPUT LOAD										
Load	CL	C <sub>L</sub> Parameters Measured								
1	100 pF	except t <sub>DF</sub> , t <sub>LZ</sub> and t <sub>OLZ</sub>								
2	30pF	t <sub>DF, tLZ</sub> and t <sub>OLZ</sub>								



	AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges												
No.	No. Symbol	Parameter	120ns +		150ns +		170ns ‡		200ns		‡ 250ns ‡		Unit
NO.	Syllibol	/ didiretei	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Oilit
1	t <sub>RC</sub>	Read Cycle Time	120		150		170		200		250		ns
2	t <sub>CE</sub>	Chip Enable Access Time		120		150		170		200		250	ns
3	tacc	Address Access Time		120		150		170		200		250	ns
4	toe	Output Enable Access Time		50		55		60		60		65	ns
5.	t <sub>LZ</sub>	Chip Enable to Output in LOW-Z <sup>6, 7</sup>	0		0		0		0		0		ns
6	toız	Output Enable to Output in LOW-Z 6,7	0		0		0		0		0		ns
7	t <sub>DF</sub>	Output Disable to Output in HIGH-Z <sup>6, 7</sup>		30		35		40		45		60	ns
8	tон	Output Hold from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ Change (whichever occurs first)	0		0		0		0		0		ns


	AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges												
Nia	Symbol	Parameter	120ns †		150ns †		170ns ‡		200ns ‡		250ns ‡		Unit
No.	Symbol	rarameter	Min.	Max.	Onit								
9	twc	Write Cycle Time	120		150		170		200		250		ns
10	tas	Address Setup Time	0		0		0		0		0		ns
11	tah	Address Hold Time	60		60		60		60		60		ns
12	tos	Data Setup Time	50		50		50		50		50		ns
13	tон	Data Hold Time	10		10		10		10		10		ns
14	twr	Write Recovery Time before Read	6		6		6		6		6		μs
15	t <sub>rr</sub>	Read Recover Time before Write	0		0		0		0		0		ns
16	tcs	Chip Enable Setup Time before Write	20		20		20		20		20		ns
17	tсн	Chip Enable Hold Time	0		0		0		0		0		ns
18	twp	Write Pulse Width 8	60		60		80		80		80		ns
19	twen	Write Pulse Width HIGH 8	20		20		20		20		20		ns
20	t <sub>DP</sub>	Duration of Programming Operation	10		10		10		10		10		μs
21	t <sub>DE</sub>	Duration of Erase Operation	9.5	10.5	9.5	10.5	9.5	10.5	9.5	10.5	9.5	10.5	ms
22	t∨pel	V <sub>PP</sub> Setup Time to Chip Enable LOW <sup>3</sup>	1.0		1.0		1.0		1.0		1.0		μs


t Commercial only.

30A014-52-l REV. C 331

**2759415 0001511 324 📼** 


<sup>#</sup> Military only.





332


**=** 2759415 0001512 260 **=** 




## NOTES:


- Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and
  functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not
  implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. -2.0V min. for pulse width less than 20ns ( $V_{\rm IL}$  min. = -0.5V at DC level).
- 3. Maximum DC voltage on VPP or A9 may over shoot to +14.0V for periods less than 20ns.
- 4. Output shorted for no more than 1 second. No more than one output shorted at a time.
- 5. All voltages are with respect to Vs s.
- 6. This parameter is guaranteed and not 100% tested.
- 7. Transition is measured at the point of  $\pm 500$ mV from steady state voltage.
- 8. Chip Enable Controlled Writes: Write operations are driven by the valid combination of Chip Enable and Write Enable. In systems where Chip Enable defines the write pulse width (within a longer Write Enable timing waveform) all Set-up, Hold, and inactive Write Enable times should be measured relative to the Chip Enable waveform.

**2759415 0001513 177** 




2759415 0001514 033





336


2759415 0001516 906 🚃




30A014-52-l REV. C 337


l 2759415 0001517842 🞟

## FIGURE 6: **DEVICE ERASE VERIFY AND MASK SUBROUTINE** START MASK SUBROUTINE **NOTES:** [1] This subroutine masks the High LO\_BYTE = (F\_DATA & ØØFFH) [2] byte or Low Byte of the Erase and Verify commands from executing during the next operation. [2] Mask the High byte with 00H. [3] If the Low byte verifies erasure, then mask the next erase and verify YE5 LO\_BYTE $E\_COM = (E\_COM \text{ or } \emptyset\emptysetFFH)[3]$ $V\_COM = (V\_COM \text{ or } \emptyset\emptysetFFH)$ = FFH? commands with FFH (reset). [4] If the Low byte does not verify, increment its pulse counter. NO [5] Check for max. count. FLAG = 1 denotes a Low byte error. INCREMENT PLSCNT\_LO [6] Repeat sequence for High byte. [7] FLAG = 2 denotes a High byte error. FLAG = 3 denotes both High [5] byte and Low byte errors. YES PLSCNT\_LO FLAG = FLAG+1 >3000D NO HI\_BYTE = (F\_DATA & FFH) YES HI\_BYTE $E\_COM = (E\_COM \text{ or } \emptyset\emptysetFFH)$ $V\_COM = (V\_COM \text{ or } \emptyset\emptysetFFH)$ = FFH? NO INCREMENT PLSCNT\_HI YES. PLSCNT\_HI FLAG = FLAG+1 >3ØØØD NO SUBROUTINE COMPLETED





30A014-52-1 REV. C 30A014-52-1 REV. C 30A014-52-1 REV. C



# Dense-Pac Microsystems, Inc.

7321 Lincoln Way ◆ Garden Grove, California 92641-1428 (714) 898-0007 ◆ (800) 642-4477 (Outside CA) ◆ FAX: (714) 897-1772

340