


FEATURES

- 3.3V and 5V power supplies required
- Also, supports LVPECL-to-PECL translation
- 500ps propagation delays
- Fully differential design
- Differential line receiver capability
- ESD protection of 2000V
- Available in 28-pin PLCC package

BLOCK DIAGRAM



FUNCTION TABLE

Function	Vcc	Vcco	Vcc_VBB
PECL-to-LVPECL	5.0V	3.3V	5.0V
LVPECL-to-PECL	5.0V	5.0V	3.3V
PECL-to-PECL	5.0V	5.0V	5.0V
LVPECL-to-LVPECL	5.0V	3.3V	3.3V

DESCRIPTION

The SY100E417 is a quint LVPECL-to-PECL translator. It can also be used as a quint PECL-to-LVPECL translator. The device receives standard PECL signals and translates them to differential LVPECL output signals (or vice versa).

The SY100E417 can also be used as a differential line receiver for PECL-to-PECL or LVPECL-to-LVPECL signals. However, please note that for the latter we will need two different power supplies. Please refer to Function Table for more details.


A VBB output is provided for interfacing single ended input signals. If a single ended input is to be used, the VBB output should be connected to the $\bar{D}n$ input and the active signal will drive the Dn input. When used, the VBB should be bypassed to Vcc via a 0.01 μ F capacitor. The VBB is designed to act as a switching reference for the SY100E417 under single ended input conditions. As a result, the pin can only source/sink 0.5mA of current.

To accomplish the PECL-to-LVPECL level translation, the SY100E417 requires three power rails. The Vcc and Vcc_VBB supply is to be connected to the standard PECL supply, the 3.3V supply is to be connected to the Vcco supply, and GND is connected to the system ground plane. Both the Vcc and Vcco should be bypassed to ground with a 0.01 μ F capacitor.

To accomplish the LVPECL-to-PECL level translation, the SY100E417 requires three power rails as well. The 5.0V supply is connected to the Vcc and Vcco pins, 3.3V supply is connected to the Vcc_VBB pin and GND is connected to the system ground plane. Vcc_VBB is used to provide a proper VBB output level if a single ended input is used. Vcc_VBB = 3.3V is only required for single-ended LVPECL input. For differential LVPECL input, Vcc_VBB can be either 3.3V or 5.0V.

Under open input conditions, the Dn input will be biased at a Vcc/2 voltage level and the $\bar{D}n$ input will be pulled to GND. This condition will force the "Qn" output low, ensuring stability.

PIN CONFIGURATION



PIN NAMES

Pin	Function
Dn	PECL / LVPECL Inputs
Qn	PECL / LVPECL Outputs
VBB	Reference Voltage Output
VCC0	Vcc for Outputs
VCC_VBB	Vcc for VBB Output
GND	Common Ground Rail
Vcc	Vcc for Internal Circuitry

PECL INPUT DC ELECTRICAL CHARACTERISTICS

VCC_VBB = VCC = +4.5V to +5.5V; VCC0 = +3.0V to +3.8V

Symbol	Parameter	TA = -40°C			TA = 0°C			TA = +25°C			TA = +85°C			Unit
		Min.	Typ.	Max.										
VCC	Power Supply Voltage	4.5	—	5.5	4.5	—	5.5	4.5	—	5.5	4.5	—	5.5	V
VIH	Input HIGH Voltage ⁽¹⁾	3.835	—	4.120	3.835	—	4.120	3.835	—	4.120	3.835	—	4.120	V
VIL	Input LOW Voltage ⁽¹⁾	3.190	—	3.515	3.190	—	3.525	3.190	—	3.525	3.190	—	3.525	V
VPP	Minimum Peak-to-Peak Input	150	—	—	150	—	—	150	—	—	150	—	—	mV
IiH	Input HIGH Current	—	—	150	—	—	150	—	—	150	—	—	150	μA
IiL	Input LOW Current $\frac{Dn}{\overline{Dn}}$	0.5 -600	— —	— —	μA									
VBB	Output Reference ⁽¹⁾	3.620	—	3.740	3.620	—	3.740	3.620	—	3.740	3.620	—	3.740	V
Icc	Power Supply Current	—	—	20	—	—	20	—	14	20	—	—	20	mA

NOTE:

1. These levels are for VCC_VBB = 5.0V. Level specifications will vary 1:1 with VCC_VBB.

LVPECL OUTPUT DC ELECTRICAL CHARACTERISTICS

$V_{CC_VBB} = V_{CC} = +4.5V$ to $+5.5V$; $V_{CCO} = +3.0V$ to $+3.8V$

Symbol	Parameter	$T_A = -40^{\circ}C$			$T_A = 0^{\circ}C$			$T_A = +25^{\circ}C$			$T_A = +85^{\circ}C$			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{CCO}	Power Supply Voltage	3.0	—	3.8	3.0	—	3.8	3.0	3.3	3.8	3.0	—	3.8	V
V_{OH}	Output HIGH Voltage ⁽¹⁾	2.215	—	2.420	2.275	—	2.420	2.275	2.350	2.420	2.275	—	2.420	V
V_{OL}	Output LOW Voltage ⁽¹⁾	1.470	—	1.745	1.490	—	1.680	1.490	1.600	1.680	1.490	—	1.680	V
I_{CCO}	Power Supply Current	—	—	35	—	—	35	—	23	35	—	—	37	mA

NOTE:

1. These levels are for $V_{CCO} = 3.3V$. Level specifications will vary 1:1 with V_{CCO} .

LVPECL INPUT DC ELECTRICAL CHARACTERISTICS

$V_{CC_VBB} = +3.0V$ to $+3.8V$ ⁽¹⁾; $V_{CC} = V_{CCO} = +4.5V$ to $+5.5V$

Symbol	Parameter	$T_A = -40^{\circ}C$			$T_A = 0^{\circ}C$			$T_A = +25^{\circ}C$			$T_A = +85^{\circ}C$			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{CC}	Power Supply Voltage	4.5	—	5.5	4.5	—	5.5	4.5	—	5.5	4.5	—	5.5	V
V_{IH}	Input HIGH Voltage ⁽²⁾	2.135	—	2.420	2.135	—	2.420	2.135	—	2.420	2.135	—	2.420	V
V_{IL}	Input LOW Voltage ⁽²⁾	1.490	—	1.825	1.490	—	1.825	1.490	—	1.825	1.490	—	1.825	V
V_{PP}	Minimum Peak-to-Peak Input	150	—	—	150	—	—	150	—	—	150	—	—	mV
I_{IH}	Input HIGH Current	—	—	150	—	—	150	—	—	150	—	—	150	μA
I_{IL}	Input LOW Current	0.5	—	—	0.5	—	—	0.5	—	—	0.5	—	—	μA
		-600	—	—	-600	—	—	-600	—	—	-600	—	—	
V_{BB}	Output Reference ⁽²⁾	1.92	—	2.04	1.92	—	2.04	1.92	—	2.04	1.92	—	2.04	V
I_{CC}	Power Supply Current	—	—	20	—	—	20	—	14	20	—	—	20	mA

NOTES:

- $V_{CC_VBB} = 3.3V$ is only required for single-ended LVPECL input. For differential LVPECL input, V_{CC_VBB} can be either 3.3V or 5V.
- These levels are for $V_{CC_VBB} = 3.3V$. Level specifications will vary 1:1 with V_{CC_VBB} .

PECL OUTPUT DC ELECTRICAL CHARACTERISTICS

V_{CC}, V_BB = +3.0V to +3.8V; V_{CC} = V_{CCO} = +4.5V to +5.5V

Symbol	Parameter	TA = -40°C			TA = 0°C			TA = +25°C			TA = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{CCO}	Power Supply Voltage	4.5	—	5.5	4.5	—	5.5	4.5	—	5.5	4.5	—	5.5	V
V _{OH}	Output HIGH Voltage ⁽¹⁾	3.915	—	4.120	3.975	—	4.120	3.975	—	4.120	3.975	—	4.120	V
V _{OL}	Output LOW Voltage ⁽¹⁾	3.170	—	3.445	3.190	—	3.380	3.190	—	3.380	3.190	—	3.380	V
I _{CCO}	Power Supply Current	—	—	35	—	—	35	—	23	35	—	—	37	mA

NOTES:

1. These levels are for V_{CCO} = 5.0V. Level specifications will vary 1:1 with V_{CCO}.

AC ELECTRICAL CHARACTERISTICS⁽¹⁾

Symbol	Parameter	TA = -40°C			TA = 0°C			TA = +25°C			TA = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
t _{PLH}	Propagation Delay Diff.	410	510	610	410	510	610	410	510	610	410	510	610	ps
t _{PHL}	D to Q S.E.	380	530	680	380	530	680	380	530	680	380	530	680	
t _{skew}	Within-Device Skew	—	—	—	—	—	—	—	—	—	—	—	—	ps
	Output-to-Output ⁽²⁾	—	20	100	—	20	100	—	20	100	—	20	100	
	Part-to-Part (Diff.) ⁽²⁾	—	20	200	—	20	200	—	20	200	—	20	200	
	Duty Cycle (Diff.) ⁽³⁾	—	25	—	—	25	—	—	25	—	—	25	—	
V _{PP}	Minimum Input Swing ⁽⁴⁾	150	—	—	150	—	—	150	—	—	150	—	—	mV
V _{CMR}	Common Mode Range ⁽⁵⁾	—	—	—	—	—	—	—	—	—	—	—	—	V
	V _{PP} < 500mV	1.3	—	V _{CC} -0.2	1.2	—	V _{CC} -0.2	1.2	—	V _{CC} -0.2	1.2	—	V _{CC} -0.2	
	V _{PP} ≥ 500mV	1.5	—	V _{CC} -0.2	1.4	—	V _{CC} -0.2	1.4	—	V _{CC} -0.2	1.4	—	V _{CC} -0.2	
t _r	Output Rise/Fall Times Q (20% to 80%)	320	—	580	320	—	580	320	—	580	320	—	580	ps
t _f														

NOTES:

1. Power supply requirements applies as indicated in the DC electrical characteristics tables.
2. Skew is measured between outputs under identical transitions.
3. Duty cycle skew is the difference between a TPLH and TPHL propagation delay through a device Common Mode Range.
4. Minimum input swing for which AC parameters are guaranteed. The device has a DC gain of ~40.
5. The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP} min. and 1V.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY100E417JC	J28-1	Commercial
SY100E417JCTR	J28-1	Commercial

Ordering Code	Package Type	Operating Range
SY100E417JI	J28-1	Industrial
SY100E417JITR	J28-1	Industrial





28 LEAD PLASTIC LEADED CHIP CARRIER (J28-1)

FILE/REV #: PD0008A03

PD/0008/ASCORP

PAGE 1 OF 1

REV	REVISION DESCRIPTION	DATE
01	CONVERT TO DESIGNER VERSION 4.0 FORMAT. ADD COVER PAGE TO SPEC. CHANGE BODY WIDTH DIMENSION FROM 0.450[1.43] TO 0.443[1.25]. TYPOGRAPHICAL ERROR.	08/18/94
02	CONVERT DWG FROM DESIGNER TO AUTOCAD REL. 12. REFERENCE AMKOR DWG. NO. 34855 REV. 00.	02/22/96
03	CONVERT DWG TO REL. 13 AND ONE PAGE DOCUMENT.	02/18/98



- NOTES:**
1. DIMENSIONS ARE IN INCHES[MM].
 2. CONTROLLING DIMENSION: INCHES.
 3. DIMENSION DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, EITHER OF WHICH SHALL NOT EXCEED 0.008[0.203].
 4. LEAD DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION.
 5. MAXIMUM AND MINIMUM SPECIFICATIONS ARE INDICATED AS FOLLOWS: MAX/MIN
 6. PACKAGE TOP DIMENSION MAY BE SLIGHTLY SMALLER THAN BOTTOM DIMENSION.

SYNERGY
SEMICONDUCTOR

3250 SCOTT BOULEVARD
SANTA CLARA, CA, 95054
TEL: 408-880-9191
FAX: 408-567-7878

APPROVALS	DATE	APPROVALS	DATE	SIZE	SCALE
ORIGINATOR: TERMIN G. URRUTIA	02/23/98	QUALITY: MARSHALL WILDER		A	28 LEAD PLCC PACKAGE OUTLINE
CHK'D: RON CHANG		DOCUMENT CONTROL: BRIAN SANFILIPPO			THESE SPECIFICATIONS ARE THE PROPERTY OF SYNERGY SEMICONDUCTOR. ARE ISSUED IN STRICT CONFIDENCE AND SHALL NOT BE REPRODUCED, COPIED, OR USED AS THE BASIS FOR THE MANUFACTURE OR SALE OF APPARATUS WITHOUT WRITTEN PERMISSION.
RELEASE DATE:					SCALE N/A REVISION 03