# Am29CPL144/Am29CPL154 Advanced Micro Devices

# Am29CPL144/Am29CPL154

CMOS Field-Programmable Controller (FPC)


#### ADVANCE INFORMATION

# DISTINCTIVE CHARACTERISTICS

- · Implements complex state machines
- High-speed, low-power CMOS EPROM technology
- 8 conditional inputs, 16 outputs
- Each input can be registered or left unregistered as a programmable option
- 512-word by 36-bit CMOS EPROM
- 25-MHz clock rate
- Am29CPL144 is packaged in a 28-pin 0.6" DIP for upgrade of existing designs
- Am29CPL154 is packaged in a space-saving 28-pin 0.3" DIP or 28-pin PLCC for new designs

- 28 instructions
  - Conditional branching
  - Conditional looping
  - Conditional subroutine call
  - Multiway branch
- Output instruction presents counter contents at the control outputs for implementing a larger class of statemachine designs
- A controller-expansion (EXP) cell provides address to external registered PROMs allowing more than 16 outputs

# SIMPLIFIED BLOCK DIAGRAM



\*Each test input can be individually unregistered or left registered as a programmable option. The RESET input can also be registered as a programmable option.

This document contains information on a product under development at Advanced Micro Devices, inc. The information is intended to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

SSR is a trademark of Advanced Micro Devices, Inc.

Publication # Rev. Amendment 10136 B /0 Issue Date: October 1988

# **GENERAL DESCRIPTION**

The Am29CPL144 is a CMOS single-chip Field-Programmable Controller (FPC) that allows implementation of complex state machines and controllers by programming the appropriate sequence of instructions. Jumps, loops, and subroutine calls, conditionally executed based on the test inputs, provide the designer with powerful control flow primitives.

Intelligent control may be distributed throughout the system by using FPCs to control various self-contained functional units, such as register file/ALU, I/O, interrupt, diagnostic, and buscontrol units.

An address sequencer, the heart of the FPC, provides the address to an internal 512-word by 36-bit EPROM. This UV-erasable and reprogrammable device utilizes proven floating-gate CMOS EPROM technology to ensure high reliability, easy programming, and better than 99.9% programming yields.

The Am29CPL144 can be expanded to address external registered PROMs by using the EXP option to output the

program-memory address through the control output pins P[1] and P[15:8].

A counter register is provided and an instruction is available to present the counter-register contents at the control outputs P[1] and P[15:8]. Using this, the control outputs can be dynamically modified for implementing a larger class of state machines.

As an option, the Am29CPL144 may be programmed to have on-chip SSR<sup>TM</sup> diagnostics capability. Instructions can be serially shifted in, executed, and the results shifted out to facilitate system diagnostics.

A space-saving package version of the device is numbered Am29CPL154. Both ceramic windowed and plastic OTP 28-pin 0.3" DIP packages are offered, as well as 28-pin PLCC and 28-pin LCC (Military) versions.

# Am29PL100 FAMILY MEMBERS


Part No.	Technology	Memory	Words	Inputs	Outputs	Package
Am29PL141	Bipolar	PROM	64	7	16	28-Pin x 0.6" DiP
Am29CPL141*	CMOS	EPROM	64	7	16	28-Pin x 0.6" DIP
Am29CPL142**	CMOS	EPROM	128	8	16	28-Pin x 0.6" DIP
Am29PL142	Bipolar	PROM	128	8	16	28-Pin x 0.6" DIP
Am29CPL144	CMOS	EPROM	512	8	16	28-Pin x 0.6" DIP
Am29CPL144 Am29CPL151	CMOS	EPROM	64	7	16	28-Pin x 0.3" DIP 28-Pin PLCC
Am29CPL152	CMOS	EPROM	128	8	16	28-Pin x 0.3" DIP 28-Pin PLCC
Am29CPL154	CMOS	EPROM	512	8	16	28-Pin x 0.3" DIP 28-Pin PLCC


<sup>\*</sup> Direct plug-in replacement for the bipolar Am29PL141.

# RELATED AMD PRODUCTS

Part No.	Description
Am29C116	High-Performance 16-Bit CMOS Microprocessor
Am29C117	2-Port Version of the Am29C116
Am29C818	CMOS SSR Diagnostics Pipeline Register
Am29300/C300	CMOS and Bipolar 32-Bit Microprogrammable Products Family
Am29C325	CMOS Single-Precision Floating-Point Processor
Am29C327	CMOS Double-Precision Floating-Point Processor

<sup>\*\*</sup>Direct plug-in replacement for the bipolar Am29PL142.





Valid	Cc	mbin	ation	•	
AM29CPL144		DC,	DCB		


combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

The Am29CPL144 is the ordering part number for devices packaged in 28-pin x 0.6" ceramic windowed DIP packages. All specifications and functional descriptions in this data sheet refer equally to the Am29CPL144 and Am29CPL154, except for package drawings.

# ORDERING INFORMATION (Cont'd.) Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing




#### 

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

The Am29CPL154 is the part number for devices packaged as 28-pin  $\times$  0.3" DIPs and 28-pin PLCCs. All specifications and functional descriptions in this data sheet refer equally to the Am29CPL154 and Am29CPL144, except for package drawings.

\*Preliminary; Package in Development



#### PIN DESCRIPTION

#### CLK Clock (Input)

The rising edge of the clock latches the PC register, count register, stack register, instruction-pipeline register, test-input register, reset input register, and the EQ flag.

# P[15:8]/A[7:0] Upper General-Purpose Control (Outputs)

The upper eight general-purpose control outputs are enabled by the OE bit from the instruction-pipeline register. When OE is HIGH, these outputs are enabled; when OE is LOW, they are three stated.

A controller Expansion (EXP) cell can be programmed to set pins P[1] and P[15:8] to output the program address A[8] and A[7:0] from the PC MUX. These can be used to address external registered memories to provide more control outputs.

The contents of the internal count register (CREG) can also be routed to the control output pins P[1] and P[15:8], using the OUTPUT instruction. Thus, the control outputs can be changed dynamically.

#### P[7:0] Lower General-Purpose Control (Outputs)

The lower eight general-purpose control outputs are permanently enabled. In the SSR diagnostics mode, P[7] becomes the diagnostic clock input (DCLK), P[6] becomes the diagnostic control input (MODE), and P[0] becomes the Serial Data Output (SDO). Both SDO and SDI are clocked by DCLK under control of the MODE bit.

If the EXP cell is programmed, P[1] becomes the output of the MSB of the 9-bit address. The output instruction causes P[1] to output the MSB of the 9-bit counter value.

# RESET Optionally Registered RESET (Input; Active LOW)

When RESET is internally registered, the first clock edge after RESET goes LOW, latches RESET internally. The next clock edge loads the contents of location 511 decimal into the instruction-pipeline register and clears the EQ flag. A programmable configuration bit allows the option of bypassing the synchronizing register. In this case, after RESET goes LOW, the output of the PC MUX is forced to all "1"s (address 511 decimal) during the setup time, and the first clock edge loads the contents of location 511 decimal into the instruction-pipeline register and clears the EQ flag. Note: by default, the RESET input is registered.

#### T[7:0] Optionally Registered Test (Inputs)

These test inputs are internally synchronized. A set of programmable configuration bits allows the option of individually bypassing the synchronizing registers on the test inputs, so that inputs which are already synchronous need not experience an unnecessary delay. In conditional instructions, one of the inputs is selected according to the 4-bit test condition select field. T[7:0] can also be used as a branch address or as a value to be loaded into the counter, depending on the instruction, and when this is done, a ninth bit (from the microword) is added as the MSB of the test inputs to yield a 9-bit value. In SSR diagnostics mode, T[7] becomes the Serial Data Input (SDI). Note: by default, the test inputs are registered.

# **FUNCTIONAL DESCRIPTION**

Figure 1, the detailed block diagram of the Am29CPL144 FPC, shows logic blocks and interconnecting buses that permit parallel performance of different operations in a single instruction. The FPC consists of four main logic blocks: the program memory, address control logic, condition code selection logic, and instruction decode. A fifth optional block is the Serial Shadow Register (SSR).


The program memory contains the user-defined instruction flow and output sequence. The address control logic addresses the program memory. This control logic supports highlevel instruction functions including conditional branches, subroutine calls and returns, loops, and multiway branches. The condition code selection logic selects the condition code input to be tested when a conditional instruction is executed. The polarity of the selected condition code input is controlled by the POL bit in the microword. The instruction decode generates the control signals necessary to perform the instruction specified by the instruction part (P[35:16]) of the microword. The SSR enables in-system testing to isolate problems down to the IC level.

#### **Program Memory**

The FPC program memory is a 512-word by 36-bit EPROM with a 36-bit pipeline register at its output. The upper 20 bits (P[35:16]) of the pipeline register are internal to the FPC and form the instruction to control address sequencing. The format for instructions is: a 1-bit synchronous Output Enable OE, a 5-bit OPCODE, a 1-bit test polarity select POL, a 4-bit TEST condition select field, and a 9-bit immediate DATA field. The DATA field is used to provide branch addresses, test input masks, and counter values.

The lower 16 bits (P[15:0]) of the pipeline register are brought out as user-defined, general purpose control outputs. The upper eight control outputs (P[15:8]) are three-stated when OE (bit 35 in the microword) is programmed as a LOW. The lower eight control bits (P[7:0]) are always enabled.

Outputs P[1] and P[15:8] will contain the next instruction address when the optional bit EXP is set. The contents of the count register are also available at P[1] and P[15:8] by using the OUTPUT instruction regardless of whether the EXP bit is set.



- \* These pins available only in SSR mode.
- \*\* These pins available only in normal mode.
- \*\*\* Each of the T[7:0] and RESET inputs can be individually registered or left unregistered as a programmable option.

Figure 1. Am29CPL144 Detailed Block Diagram

# **Address Control Logic**

The address control logic consists of four logic blocks:

PC GRP - the program counter multiplexer (PC MUX), program counter register (PC) and combinatorial incrementer (PC + 1)

STACK - subroutine MUX (SMUX) with a 17-word by 9-bit-wide stack

CNTR - count register (CREG) with counter multiplexer (C MUX), combinatorial decrementer (CREG - 1), and zero detect on count register

GOTO - multifunction branch control logic

#### PC GRP

The PC GRP consists of a 4:1 multiplexer, a program counter (PC) register, and a 9-bit combinatorial incrementer (PC + 1). It selects the PC, PC + 1, the branch address, or the top of stack as the next instruction address input to the program memory and the PC.

When RESET is internally registered, the first clock edge after RESET goes LOW latches RESET internally. The next clock edge loads the contents of location 511 decimal into the

instruction-pipeline register and clears the EQ flag. A programmable configuration bit allows the option of bypassing the synchronizing register. In this case, after RESET goes LOW, the output of the PC MUX is forced to all "1"s (address 511 decimal) during the setup time, and the first clock edge loads the contents of location 511 decimal into the instruction-pipeline register and clears the EQ flag. Note: by default, the RESET input is registered.

#### STACK

This 17-deep, 9-bit-wide stack block consists of a 3:1 multiplexer (S MUX) that stores the data into the topmost location of the stack. The STACK register is incremented by one after an item is written onto the STACK (post-incremented) and decremented by one before an item is read from the STACK (pre-decremented). The S MUX chooses from three sources: PC + 1, count register, and the top of the stack (for holding). PC + 1 is the input source when doing subroutine calls. PC MUX is the output destination when a return-from-subroutine instruction is performed. The PSHCNTR and POPCNTR instructions can be used for nested counts up to the depth of the STACK. Table 1 shows how the stack operates when more than 17 values are pushed. Table 2 shows how the stack operates when more than 17 values are popped.

TABLE 1.

STACK LOCATION	PSH																		
1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
2	Х	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
3	х	Х	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
4	х	Х	x	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
5	×	х	х	х	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
6	х	х	×	х	х	1	2	3	4	5	6	7	8	9	10	11	12	13	14
7	х	х	х	х	х	х	1	2	3	4	5	6	7	8	9	10	11	12	13
8	х	×	×	х	х	х	×	1	2	3	4	5	6	7	8	9	10	11	12
9	х	×	х	х	х	Х	×	х	1	2	3	4	5	6	7	8	9	10	11
10	х	х	х	Х	х	х	×	х	х	1	2	3	4	5	6	7	8	9	10
11	×	х	х	х	х	х	х	х	х	×	1	2	3	4	5	6	7	8	9
12	x	х	х	х	х	Х	×	х	X	х	×	1	2	3	4	5	6	7	8
13	×	х	х	х	х	х	Х	х	х	Х	Х	х	1	2	3	4	5	6	7
14	×	х	х	X	х	х	Х	×	X	×	х	Х	х	1	2	3	4	5	6
15	х	х	×	X	Х	х	х	х	×	×	х	Х	х	×	1	2	3	4	5
16	×	х	×	×	х	×	×	×	×	×	×	Х	×	×	х	1	2	3	4
17	×	х	×	×	×	х	х	×	х	x	×	×	х	Х	Х	X	1	2	3

TABLE 2.

STACK LOCATION	POP																		
1	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	18	17
2	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	18	17	16
3	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	18	17	16	15
4	16	15	14	13	12	11	10	9	8	7	6	5	4	3	18	17	16	15	14
5	15	14	13	12	11	10	9	8	7	6	5	4	3	10	17	16	15	14	13
6	14	13	12	11	10	9	8	7	6	5	4	3	18	17	16	15	14	13.	12
7	13	12	11	10	9	8	7	6	5	4	3	18	17	16	15	14	13	12	11
8	12	11	10	9	8	7	6	5	4	3	18	17	16	15	14	13	12	11	10
9	11	10	9	8	7	6	5	4	3	18	17	16	15	14	13	12	11	10	9
10	10	9	8	7	6	5	4	3	18	17	16	15	14	13	12	11	10	9	8
11	9	8	7	6	5	4	3	18	17	16	15	14	13	12	11	10	9	8	7
12	8	7	6	5	4	3	18	17	16	15	14	13	12	11	10	9	8	7	6
13	7	6	5	4	3	18	17	16	15	14	13	12	11	10	9	8	7	6	5
14	6	5	4	3	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
15	5	4	3	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3
16	4	3	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	18
17	3	18	17	16	15	14	13	12	11	10	9	8	7	6	5_	4	3	18	17

#### CNTR

The CNTR block consists of a 4:1 multiplexer (C MUX) feeding a 9-bit count register (CREG) which, in turn, outputs to a combinatorial decrementer (CREG - 1) and a zero-detect circuit. The CNTR block is typically used for timing functions and iterative loop counting.

The C MUX has the following input sources: top of stack, the branch-logic output, CREG - 1, and the CREG (for holding).

## GOTO

The GOTO (branch control) logic block performs three functions:

- (1) It provides a 9-bit value directly from the DATA field in the instruction pipeline register.
- (2) It provides a 9-bit branch address from the eight TEST inputs T[7:0] masked by the 8 LSBs of the DATA field from the instruction pipeline register. The MSB or ninth bit of the branch address will be the MSB of the DATA field.
- (3) It compares the TEST inputs T[7:0] (masked by the MASK field in the instruction pipeline register) with the constant field (see Instruction Format) in the pipeline register.

The EQ flip-flop is set according to the following expression:

EQ = [(TEST .AND. MASK) .XNOR. constant] .OR. EQ

The EQ flag can be tested by the condition-code selection logic. Multiple tests of any group of T inputs in a manner analogous to sum-of-products can be performed, since a nomatch comparison does not reset the EQ flag. Any conditional branch on EQ will reset the EQ flag. Conditional returns on EQ will not change the EQ flag. RESET input LOW will reset the EQ flag.

NOTE: A zero in the MASK field blocks the corresponding bit in the TEST field; a one activates the corresponding bit

The constant field bits that correspond to masked test field bits must be zero. A zero is substituted for masked test field bits. This masking operation is independent of the value of the POL bit.

# **Condition Code Selection Logic**

The condition code selection logic consists of a 16:1 multiplexer. The 16 condition inputs are the eight test bits, the EQ flag, CREG ZERO status, and six UNCOND test conditions connected to zero for the unconditional mode. The TEST field in the pipeline register (P[28:25]) selects one of the 16 conditions. If one of the UNCOND is chosen, and the POL bit is a one, the instruction is executed with a "forced PASS" condition. If one of the UNCOND is chosen, and the POL bit is a zero, the instruction is executed with a "forced FAIL" condition. See opcode descriptions for more details.

The polarity bit POL (P[29] of the instruction pipeline register) allows the user to test for either pass/true or fail/false condition. Refer to Table 2 for details.

## Instruction Decode


The instruction decoder is a PLA that generates the control for 28 different instructions. The decoder inputs include the OPCODE field P[34:30], the zero detection flag from the CNTR, and the selected test condition code from the condition code select logic.

#### Operational Modes

The Am29CPL144 operates as a 9-bit microcontroller in normal mode, and there are several configuration bits which can be programmed to modify this normal operation (see figure below). By programming the EXP bit, the output pins P[15:8] and P[1] can be used as the microprogram address for external registered memories to get a wider control output. The SSR bit allows on-chip diagnostic capabilities for insystem testing. The remaining bits serve to individually select whether the input pins will be internally synchronized or not. The default setting of these bits (unprogrammed, 1) will cause each pin to be internally synchronized, and so programming a

given bit (to 0) will cause that corresponding input to bypass the synchronizing register.


EPROM - Configuration bits



The SSR diagnostics configuration activates a 36-bit-wide, Dtype register, called a "shadow" register, on the pipeline register inputs. The shadow register can be serially loaded from the SDI pin, parallel loaded from the pipeline register, or held. The pipeline register can be loaded from the program memory in normal operation or from the shadow register during diagnostics. A redefinition of four device pins is required to control the different diagnostics functions. T[7] also functions as the Serial Data Input (SDI), P[0] becomes the serial data output (SDO), P[7] becomes the diagnostic clock (DCLK), and P[6] becomes the diagnostic mode control (MODE). The various diagnostic and normal modes are shown in Table 3.

Serially loading a test instruction into the shadow register and parallel loading the shadow register contents into the pipeline register forces execution of the test instruction. The test result can then be clocked into the pipeline register, as in normal operation mode, parallel loaded into the shadow register, and serially shifted out for system diagnostics.

# Am29CPL144 General Instruction Format



#### WHERE:

OE = Synchronous Output Enable for P[15:8].

OPCODE = A 5-bit opcode field for selecting one of the 27 single data-field instructions.

POL = A 1-bit test condition polarity select. (Refer to Table 4.)

TEST = A 4-bit test condition select.

TEST[3:0]	UNDER TEST
0000	Т[0]
0001	T[1]
0010	T[2]
0011	T[3]
0100	T[4]
0101	T[5]
0110	T[6]
0111	T[7]
1000	EQ
1001	CREG ZERO
1010-1111	UNCOND [0]

The polarity bit POL in an instruction allows the user to test for a pass/true or fail/false condition as shown in Table 4. An unconditional true is set by selecting UNCOND and POL = 1.

DATA

A 9-bit conditional branch address, test input mask, or counter value field designated as PL in instruction mnemonics.

The special two data field comparison instruction format is shown below:

#### Am29CPL144 Comparison Instruction Format



#### WHERE:

OE = Synchronous Output Enable for P[15:8].

OPCODE = Compare instruction (binary 100).

CONSTANT = An 8-bit constant for equal to comparison with T\*M.

MASK = An 8-bit mask field for masking the incoming T[7:0] inputs.

# TABLE 3.

	Inp	uts			Outputs			
SDI	MODE	DCLK	CLK	SDO	Shadow Register	Pipeline Register	Operation	
D	L	t	H,L,↓	So	S <sub>i-1</sub> ← S <sub>i</sub> S <sub>31</sub> ← D	Hold	Serial Right Shift Register	
T[7]**	L	H,L,↓	Ť	L	Hold	P <sub>i</sub> ← EPROM <sub>i</sub>	Load Pipeline Register from EPROM	
L	н	†	H,L,∔	L	S <sub>i</sub> ⊷P <sub>i</sub>	Hold	Load Shadow Register from Pipeline* Register	
х	н	H,L,‡	t	SDI	Hold	P <sub>i</sub> ←S <sub>i</sub>	Load Pipeline Register from Shadow Register	
- Н	Н	+	H,L,↓	Н	Hold	Hold	Hold Shadow Register	

<sup>\*</sup> S7, S6 are undefined. If P[33] in the microword is a one,  $S_{15}$ - $S_8$  are loaded from the pipeline register. If P[33] in the microword is a zero,  $S_{15} - S_8$  are loaded from an external source.

# **FUNCTION TABLE DEFINITIONS**

#### **INPUTS**

H = HIGH

D = Serial Data

L = LOW

= LOW-to-HIGH transition X = Don't Care ↓ = HIGH-to-LOW transition

## TABLE 4.

Input Condition Being Tested	POL	Condition
0	0	Fail
0	1	Pass
1	0	Pass
1	1	Fail

<sup>\*\*</sup> During normal operation, this pin behaves as the T[7] test input.

# Am29CPL144 INSTRUCTION SET DEFINITION

The stack consists of seventeen locations; the top one is labeled Top of Stack (TOS), the rest are collectively labeled as Stack.

- Other instruction
- ⊙ = Instruction being described
- O = Register in part

P = Test Pass

F = Test Fail

X, Yare arbitrary values in the CREG or STACK


<u> </u>		Decadelles	Execution Example	Register Transfer Description
Opcode 19	Mnemonic GOTOPL	Description  IF (cond) THEN GOTO PL (data) Conditional branch to the address in the PL (DATA field). The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	30 PL (DATA) 31 PL (DATA) 40 41	If ( cond = true ) Then PC ← PL(DATA) Else PC ← PC + 1
1F	GOTOTM	IF (cond) THEN GOTO TM (data) Conditional branch to the address defined by the T*M (T[7:0] under bitwise mask from the 8 LSBs of the DATA field). This instruction is intended for multiway branches. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0. The MSB of the branch address will be the MSB of the DATA field.	30  F  T°M  10  10  11  10  10  11  12  12  12  12	If ( cond = true ) Then PC ← T*M Else PC ← PC+1
03	GOTOSTK	IF (cond) THEN GOTO (STACK) Conditional branch to the address at the top of the stack, or else continue. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition if the test field is UNCOND and POL = 0.	30 F F TOS 40 41	If ( cond = true) Then PC ← TOS Else PC ← PC + 1
18	FORK	IF (cond) THEN GOTO PL (data) ELSE GOTO (STACK) Conditional branch to the address in the PL (DATA field) or the TOS. A branch to PL is taken if the condition is true and a branch to TOS if false. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	30 31 F TOS 50 PL 40 51 (DATA)	If ( cond = true ) Then PC ← PL(DATA) Else PC ← TOS

CALPL	IF (cond) THEN CALL PL (data) Conditional jump to subroutine at the address in the PL (DATA field). The PC + 1 is pushed into the TOS as the return address. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is ex-	STACK TOS  STACK TOS  NOTICE TO STACK TOS	If ( cond = true ) Then
	and POL = 1. The instruction is ex- ecuted with a forced FAIL condi- tion, if the test field is UNCOND and POL = 0.	31 P L(DATA) 32 41 33 42	
CALTM	IF (cond) THEN CALL TM (data) Conditional jump to subroutine at the address specified by the T*M (T[7:0] under bitwise mask from the eight LSBs of the DATA field). The PC+1 is pushed into the TOS as the return address. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0. The MSB of the branch address will be the MSB of the DATA field.	300 STACK TOS 310 P 40 32 41 33 42	If ( cond = true ) Then
		PF002711	
RET	IF (cond) THEN RET Conditional return from subroutine. The TOS provides the return from subroutine address and the stack is popped. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	30 STACK TOS 30 X 32 PC+1 31 410 F TOS STACK 33 TOS 42 X	If ( cond = true ) Then PC ← TOS TOS ← STACK Else PC ← PC+1
RETPL	IF (cond) THEN RET, LOAD PL (deta) Conditional return from subroutine and load the CREG from the PL (DATA field). The TOS provides the return from subroutine address and the stack is popped. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	STACK TOS  30  STACK TOS  30  TOS  TOS  TOS  TOS  TOS  TOS  TOS  TO	If ( cond = true ) Then PC ← TOS TOS ← STACK CREG ← PL(DATA) Else PC ← PC + 1
	RET	Conditional jump to subroutine at the address specified by the T*M (T[7:0] under bitwise mask from the eight LSBs of the DATA field). The PC +1 is pushed into the TOS as the return address. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0. The MSB of the branch address will be the MSB of the DATA field.  RET IF (cond) THEN RET Conditional return from subroutine address and the stack is popped. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 0.  RETPL IF (cond) THEN RET, LOAD PL (data) Conditional return from subroutine and load the CREG from the PL (DATA field). The TOS provides the return from subroutine address and the stack is popped. The instruction is executed with a forced PAIL condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced PASC condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced PASC condition, if the test field is UNCOND in the page Table PASC condition, if the test field is UNCOND in the page Table PASC condition, if the test field is UNCOND in the page Table PASC condition, if the test field is UNCOND in the page Table PASC condition in the page Table PASC con	Conditional jump to subroutine at the address specified by the T*M (Tf'.0) under bitwise mask from the eight LSBs of the DATA field. The PC + 1 is pushed into the TOS as the return address. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 0. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0. The MSB of the batch is popped. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.  RETPL IF (cond) THEN RET, LOAD PL (data) Conditional return from subroutine executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.  RETPL (JATA field). The TOS provides the return from subroutine address and the stack is popped. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 0.  **TACK TOS**  **TACK TOS

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
04	LDPL	IF (cond) THEN LOAD PL (data) Conditional Load the CREG from the PL (DATA field). The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	31	If ( cond = true ) Then CREG ← PL(DATA) PC ← PC+1 Else PC ← PC+1
06	LDTM	IF (cond) THEN LOAD TM (data) Conditional load the CREG from the T*M (T[7:0] inputs under bit- wise mask from the eight LSBs of	1	If ( cond = true ) Then CREG ← T*M PC ← PC+1 Else
		the DATA field). The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0. The MSB of the value loaded will be the MSB of the DATA field.	31	PC ← PC+1
			PF001521	
15	PSH	IF (cond) THEN PUSH Conditional push the PC + 1 into the TOS. The instruction is execut- ed with a forced PASS condition, if the test field is UNCOND and PCL = 1. The instruction is execut- ed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	30 OF STACK TOS 31 OF OF X OF 32 PC+1	If ( cond = true ) Then
			PF002741	
14	PSHPL	IF (cond) THEN PUSH, LOAD PL (data) Conditional push the PC + 1 into the TOS and load the CREG from the PL (DATA field). The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	31 O P O PL (DATA) 32 PC+1 31 O P O PL (DATA) 32	If ( cond = true ) Then STACK + TOS CREG + PL(DATA) TOS + PC + 1 PC + PC + 1 Else PC + PC + 1

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
16	PSHTM	IF (cond) THEN PUSH, LOAD TM (data) Conditional push the PC + 1 into the TOS and load the CREG from the T*M (T[7:0] under bitwise mask from the eight LSBs of the DATA field). The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0. The MSB of the value loaded will be the MSB of the DATA field.	31 0 T T'M  32	If ( cond = true ) Then     STACK
07	РОР	IF (cond) THEN POP Conditional Pop the TOS. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	30 F TOS STACK 31 F Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	if ( cond = true ) Then  TOS ← STACK  PC ← PC+1  Else  PC ← PC+1
05	PSHCNTR	IF (cond) THEN PUSH (CREG) Conditional push CREG contents to top of stack. The instruction is executed with a forced PASS condition if the test field is UNCOND and POL = 1. The instruction is ex- ecuted with a forced FAIL condi- tion if the test field is UNCOND and POL = 0.	STACK TOS CREG	If ( cond = true ) Then
17	POPCNTR	IF (cond) THEN POP TO (CREG) Conditional pop TOS into CREG. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	30 CREG TOS STACK 31 Op 32	If ( cond = true ) Then
08	DEC	IF (cond) THEN DEC Conditional decrement of the CREG. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is execut- ed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	30 31	If ( cond = true ) Then CREG ← CREG - 1 PC ← PC + 1 Else PC ← PC + 1

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
<b>0</b> C	DECPL	WHILE (CREG <> 0) WAIT ELSE LOAD PL (data) Conditional Hold until the counter is equal to zero, then load CREG from the PL (DATA field). This instruction is intended for timing waveform generation. If the CREG is not equal to zero, the same instruction is refetched while CREG is decremented. Timing is complete when the CREG is equal to zero, causing the next instruction to be fetched and the CREG to be reloaded from PL. This instruction does not depend on the pass/fail condition.	31 PC CREG # 0 Y-1  32 CREG = 0	While ( CREG ≠ 0) CREG ← CREG − 1 PC ← PC End While CREG ← PL(DATA) PC ← PC + 1
OE	DECTM	WHILE (CREG <> 0) WAIT ELSE LOAD TM (data) Conditional Hold until the counter is equal to zero, then load CREG from the T*M (T[7:0] under bitwise mask from the eight LSBs of the DATA field). This instruction is intended for timing waveform generation. If the CREG is not equal to zero, the same instruction is fetched while the CREG is decremented. Timing is complete when the CREG is equal to zero, causing the next instruction to be fetched and the CREG to be reloaded from T*M. This instruction does not depend on the pass/fail condition. The MSB of the value loaded will be the MSB of the DATA field.	CREG DECREMENTER  30  Y-1  Y-1  CREG # 0 Y  CREG # 0 T'M	While ( CREG ≠ 0 ) CREG ← CREG − 1 PC ← PC End While CREG ← T*M PC ← PC + 1
1D	DECGOPL	IF (cond) THEN GOTO PL (data) ELSE WHILE (CREG <> 0) WAIT Conditional Hold/Count. The current instruction will be refetched and the CREG decremented until the condition under test becomes true or the counter is equal to zero. If the condition becomes true, a branch to the address in the PL (DATA field) is executed. If the counter becomes zero without the condition becoming true, a CONTINUE is executed. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition if the TEST field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition if the TEST field is UNCOND and POL = 0.	CREQ DECREMENTER  V-1  V-1  V-1  V-1  OF AND CREQ ≠ 0  FAND CREG = 0  PL (DATA)  40  41	While ( cond = false )  If ( CREG ≠ 0 )  CREG ← CREG - 1  PC ← PC  Else  PC ← PC + 1  End While  PC ← PL(DATA)
			PF001851	



Opcode	Mnemonic	Description	Execution Example R	egister Transfer Description
18	WAITTM	IF (cond) THEN GOTO TM (data), ELSE WAIT Conditional Hold. The current instruction will be refetched and executed until the condition under test becomes true. When the condition is true, a branch to the T*M address (T[7:0] under bitwise mask from the eight LSBs of the DATA field) is executed. The EO flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0. The MSB of the branch address will be the MSB of the DATA field.	31 PC F T-M 40 20 10 41 21 11	If ( cond = true ) Then PC ← T*M Else PC ← PC
0D	CONT	CONTINUE The next sequential instruction is fetched unconditionally. This instruction can also be used to reset the EQ flag by selecting EQ in the TEST field.	30 <b>③</b> 31 <b>⑤</b> 32 <b>⑥</b>	PC ← PC+1
01	OUTPUT	IF (cond) THEN OUTPUT The CREG contents will be output on pins P[1] and P[15:8] during the next clock cycle. Care should be taken to ensure that the outputs are enabled for the next sequential instruction by setting the microcode bit OE = 1. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	30 F Pipeline Regiser 31 P P[1] and P[15:8] CREC	if (cond = true) Then P[1] and P[15:8] ← CREG PC ← PC + Else PC ← PC +

pcode Mne	monic	Description	Execution Example	Register Transfer Description
0 – 13 CMF 100XX inary)	P	CMP TM (mark) TO PL (constant) This instruction performs bitwise exclusive-OR of T*M (T[7:0] under bitwise mask from the MASK field) with CONSTANT (P[31:24]). If T*M equals CONSTANT, the EO flag is set to one, so that a branch may occur in a following instruction. If not equal, the EQ flag is unaffected. This allows sequences of compares, in a manner analogous to sum-of-products, to be performed which can be followed by a single conditional branch if one or more of the comparisons were true. Note: The EQ flag is set to zero on reset or when EQ is selected as the test condition in a branch. Conditional returns on EQ leave the flag unchanged. Constant field bits that correspond to masked test-input bits must be zero. This instruction does not depend on the pass/fail condition.	31 T'M # CONST  SET EQ FLAG  32 T'M = CONST	Compare T*M and CONSTANT EQ = ((T[7:0] .AND. MASK) .XNOR. CONSTANT) .OR. EG PC  PC + PC + 1
		page an contained.	PF001701	

# MICROINSTRUCTIONS BASED ON TEST CONDITIONS

				Condition	Pass			Conditio	n Fail		
Opcode	Mnemonic	Assembler Statement	PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	Notes
00	RETPL	IF (cond) THEN RET, LOAD PL (data)	TOS	Рор	Load PL	NC	PC + 1	Hold	Hold	NC	5
01	OUTPUT	IF (cond) THEN OUTPUT	PC + 1	Hold	Hold	NC	PC + 1	Hold	Hold	NC	1
02	RET	IF (cond) THEN RET	TOS	Pop	Hold	NC	PC + 1	Hold	Hold	NC	5
03	GOTOSTK	IF (cond) THEN GOTO (STACK)	TOS	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3
04	LDPL	IF (cond) THEN LOAD PL (data)	PC + 1	Hold	Load PL	NC	PC + 1	Hold	Hold	NC	
05	PSHCNTR	IF (cond) THEN PUSH (CREG)	PC + 1	Push CREG	Hold	NC	PC + 1	Hold	Hold	NC	6
06	LDTM	IF (cond) THEN LOAD TM (data)	PC + 1	Hold	Load TM	NC	PC + 1	Hold	Hold	NC	
07	POP	IF (cond) THEN POP	PC + 1	Рор	Hold	NC	PC + 1	Hold	Hold	NC	5
0B	DEC	IF (cond) THEN DEC	PC + 1	Hold	DEC	NC	PC + 1	Hold	Hold	NC	
14	PSHPL	IF (cond) THEN PUSH, LOAD PL (data)	PC + 1	Push PC + 1	Load PL	NC	PC + 1	Hold	Hold	NC	6
15	PSH	IF (cond) THEN PUSH	PC + 1	Push PC + 1	Hold	NC	PC + 1	Hold	Hold	NC	6
16	PSHTM	IF (cond) THEN PUSH, LOAD TM (data)	PC + 1	Push PC + 1	Load TM	NC	PC + 1	Hold	Hold	NC	6
17	POPCNTR	IF (cond) THEN POP TO (CREG)	PC + 1	Рор	Load TOS	NC	PC + 1	Hold	Hold	NC	5
18	FORK	IF (cond) THEN GOTO PL (data) ELSE GOTO (STACK)	PL	Hold	Hold	Reset	TOS	Hold	Hold	NC	3
19	GOTOPL	IF (cond) THEN GOTO PL (data)	PL	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3
1A	WAITPL	IF (cond) THEN GOTO PL (data) ELSE WAIT	PL	Hold	Hold	Reset	PC	Hold	Hold	NC	3
1B	WAITTM	IF (cond) THEN GOTO TM (data) ELSE WAIT	TM	Hold	Hold	Reset	PC	Hold	Hold	NC	3
1C	CALPL	IF (cond) THEN CALL PL (data)	PL	Push PC + 1	Hold	Reset	PC + 1	Hold	Hold	NC	3, 6
1E	CALTM	IF (cond) THEN CALL TM (data)	TM	Push PC + 1	Hold	Reset	PC + 1	Hold	Hold	NC	3, 6
1F	<b>GOTOTM</b>	IF (cond) THEN GOTO TM (data)	TM	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3

Key: TOS = Top of Stack
PC = Program Counter
CREG= Counter Register

PL = Pipeline (DATA) Field

TM = Test Inputs masked by PL (DATA) Field

DEC = Decrement NC = No Change

Notes: See notes on next page.

	MICROINSTRUCTION DEPENDENT ON CREG											
				CREQ = 0 CREG ≠ 0								
Opcode	Mnemonic	Assembler Statement	PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	Notes	
08	LPPL	WHILE (CREG<>0) LOOP TO PL (data)	PC + 1	Hold	Hold	NC	PL	Hold	DEC	Reset	4	
0A	LPTM	WHILE (CREG<>0) LOOP TO TM (data)	PC + 1	Hold	Hold	NC	тм	Hold	DEC	Reset	4	
0C	DECPL	WHILE (CREG<>0) WAIT ELSE LOAD PL (data)	PC + 1	Hold	Load PL	NC	PC	Hold	DEC	NC		
0E	DECTM	WHILE (CREG<>0) WAIT ELSE LOAD TM (data)	PC + 1	Hold	Load TM	NC	PC	Hold	DEC	NC		
0F	LPSTK	WHILE (CREG<>0) LOOP TO (STACK)	PC + 1	Pop	Hold	NC	тоѕ	Hold	DEC	Reset	4	

# MICROINSTRUCTION DEPENDENT ON TEST CONDITION AND CREG VALUE

					Condition	Pass			Conditio	n Fail		
Opcode	Mnemonic	Assembler Statement	CREG Content	PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	Notes
		IF (cond) THEN GOTO PL (data)	≠0	PL	Hold	Hold	Reset	PC	Hold	DEC	NC	3
1D	DECGOPL	ELSE WHILE (CREG<>0) WAIT	= 0	PL	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3

# UNCONDITIONAL MICROINSTRUCTIONS

Opcode	Mnemonic	Assembler Statement	PC MUX	STACK	CREG	EQ FLAG	Notes
0D	CONT	CONTINUE	PC + 1	Hold	Hold	NC	2
10-13 (100XX) Binary	СМР	CMP TM (mask) TO PL (constant)	PC + 1	Hold	Hold	Set	7

Key: TOS = Top of Stack

PC = Program Counter

CREG= Counter Register


PL = Pipeline (DATA) Field

TM = Test Inputs Masked by MASK Field

DEC = Decrement NC = No Change

Notes: 1. If Condition Passes, Output CREG contents on next clock cycle.

- 2. If Condition = EQ, reset EQ flag.
- 3. If Condition = EQ and Condition Passes, reset EQ flag.
- 4. If Condition = EQ and CREG ≠ 0, reset EQ flag.
- 5. When Stack is popped, the next value in the Stack is transferred to TOS.
- When Stack is pushed, TOS is transferred to next available Stack location before value is written into TOS.
- 7. Set EQ Flag if CONST field = T\*M.



# Using The Am29CPL144 To Output External Registered PROM

By programming the EXP cell, the contents of the PC MUX is routed to pins P[1], P[15:8]/A[8], A[7:0]. This feature can be used to extend the width of the output control word when external registered PROMs are used. In Figure 5 below, the Am29CPL144 controls external registered PROMs to provide

an output control word (7 + N) bits wide (where N is the bit width of the PROMs).

When the OUTPUT instruction is executed, the CREG contents are output over pins P[1], P[15:8]/A[8], A[7:0] on the following cycle. Consequently, if the CREG contents must be read after programming the EXP cell, the system design should be modified to handle this exception.




Figure 5. Using Am29CPL144 to Address External Registered PROMs

#### **PROGRAMMING**

The Am29CPL144 FPC controller is programmed using a simple algorithm. The internal EPROM is organized as a 512-word by 36-bit array. The array is divided up into five bytes for programming. Data is written byte-wide through pins P[15:8] using a simple sequence of voltages on two pins (CLK and RESET). The Am29CPL144 uses pins P[7:5] for byte addressing; the EPROM array resides in the five lower bytes (0 through 4), while the most significant byte (7) is reserved for User Configuration Registers. Bytes 5 and 6 are not used on the Am29CPL144. Pins P[4] and T[7:0] are used to address the word with P[4] as the MSB.

The Am29CPL144 programming cycle is shown in the "Programming Waveforms" diagram. Each programming cycle consists of a program mode followed by a verify mode. To begin programming, the CLK pin is raised from a TTL level to Vpp. The Am29CPL144 enters program mode and disables output pins P[15:4], and accepts these pins as data I/O and address inputs. Now that the chip is in program mode, the RESET pin controls the program and verify modes. With a TTL-level HIGH on the RESET pin, the data I/O is in highimpedance, and the program data (P[15:8]) and the address (P[7:4], T[7:0])) can be set up. The data is written into memory by applying Vpp to RESET for time tw (PGMi) as described in the Program Parameter table. RESET is then switched back to a TTL-level HIGH, and the program data is removed. The verify (Read) cycle begins when RESET is switched to a TTL LOW level, and the data resident at the addressed byte is output on the data I/O P[15:8]. Raising RESET back to a TTL-level HIGH completes one programming cycle.

To ensure reliable programming if the data does not verify, the programming cycle could be repeated up to a total of 25 times. After a valid verification, a final overprogramming should be executed using a  $V_{\rm CC}$  = 5.0 V, and an extended pulse width tw (PGMf) equal to twice the sum of the initial programming pulse width. At the conclusion of programming the Am29CPL144, the EPROM memory should be re-verified for correct data at all addresses using two supply voltages ( $V_{\rm CC}$  = 5.5 V and  $V_{\rm CC}$  = 4.5 V).

#### **Erasure**

In order to fully erase all memory locations, the memory array must be exposed to an ultraviolet light source with a wavelength of 2537 Angstroms. The minimum recommended dose (UV intensity a exposure time) is 15Wsec/cm². For a UV lamp with a 12mW/cm² power rating, the exposure time is about 30 minutes. The device should be placed one inch in a direct line from the light source.

It should be noted that erasure will begin with exposure to light having wavelengths of less than 4000 Angstroms. To prevent exposure to sunlight or fluorescent lighting, an opaque label should be affixed over the window after programming.

OTP (One-Time Programmable) Am29CPL144 devices are available in plastic, and are ideal for volume production. They can be inventoried unprogrammed and used with current software revisions; there is no window to be covered to prevent light from changing data.




Figure 6. Am29CPL144 Programming Cycle

JEDEC cell number definitions:

```
If byte no. is less than or equal to 3, Cell no. = (36 * (Row Address)) + (8 * (3 - Byte)) + (7 - Bit) + 4

If byte no. = 4, Cell no. = (36 * (Row Address)) + (3 - Bit)
```

Example Computations:

Row 0, Byte 4, Bit 3 Row 511, Byte 0, Bit 0 Cell no. = 36(0) + (3 - 3) = 0 Cell no. = 36(511) + 8(3 - 0) + (7 - 0) + 4 = 18431

The cell numbers for the configuration bits are as follows (Byte 7 only):

Resister bypass for T7-T0 are cells 18432 through 18439

EXP is cell 18440

SSR is cell 18441

Reset register bypass is cell 18442

		Byte Selec	rt				Bit S	elect			
Byte	P[7]	P[6]	P(5)	P[15]	P[14]	P[13]	P[12]	P[11]	P[10]	P[9]	P[8]
0	L	L	L	C7	C6	C5	C4	СЗ	C2	C1	C0
1	L	L	н	C15	C14	C13	C12	C11	C10	C9	C8
2	L	Н	L	C23	C22	C21	C20	C19	C18	C17	C16
3	L	н	н	C31	C30	C29	C28	C27	C26	C25	C24
4	Н	L	L	-	_	-	-	C35	C34	C33	C32
5	Н	L	н	-	_	_	-	_	-	_	-
6	Н	н	L	-		-	-	_	_	_	-
7 (Row 0)	Н	Н	н	T <sub>7</sub>	Т6	T <sub>5</sub>	T <sub>4</sub>	Тз	T <sub>2</sub>	T <sub>1</sub>	T <sub>0</sub>
7 (Row 1)	н	н	Н	-	-	-	-	-	EXP	SSR	RESET

Row decoding is performed as a straight binary decode of the pins P[4] and T[7:0], where P[4] is the MSB of the 9-bit address needed to decode 512 locations. Column decoding is accomplished by the combination of the byte-select and bit-select inputs. For example, when P[7:5] are all zeros, and select byte 0, P[4] and T[7:0] are all zeros and select row 0, then P[15:8] can be used to program the 8 bits in byte 0 of row 0. These are identified as C7 through C0, and are JEDEC cells 28 through 35, respectively.

Figure 7. Programming Configuration

Supply Voltage   ICC = 50 mA   5.75   6.0   6.25   V	Parameter Symbol		meter ription	Min.	Тур.	Max.	Unit
Programming Voltage   Ipp = 30 mA   13.5   14   V     H				5.75	6.0	6.25	>
H Input HIGH Level L Input LOW Low Level L Input		Programming Voltage		100	13.5	14	٧
L Input LOW Level				2.4		5.5	٧
(PGMI) Program Pulse Duration (Initial) 0.95 1.05 ms (PGMI) Program Pulse Duration (Fig. 50 ms S Address Setup Time 2				0.0		0.5	٧
y (PGMf) Program Pulse Duration (Fig. 50 ms Address Setup Time 2		Program Pulse Duration (Initi	ial)	0.95	P 11-1	1.05	ms
Address Setup Time  Data Setup Time  U (Vpp)  Vpp Setup Time  Address Hold Time  Address Hold Time  Data Hold Time  Data Hold Time  Data Valid from FES T Long  Data Float Non FES T Long  Pp  CLK  RESET  Vih  Vpp  Vpp  Vil  TIT-91  Program  Data Vorify Data  Vpp  Verify Data  VF026640		Program Pulse Duration (Fig.	7 17			50	ms
Data Setup Time  U (Vpp) Vpp Setup Time  H Address Hold Time  H Data Hold Time  Data Valid from JES T Lt  TIT-0]  Program Data  Vpp  Vil  Vil  Vil  Vil  Vil  Vil  Vil		Address Setup Time	1				μs
LU (Vpp) Vpp Setup Time  Address Hold Time  H  Data Hold Time  Data Valid from ES Ltd  Data Float Ikin DES Ltd  Vpp  CLK  Vpp  Vih  Vih  Vil  Ti7.0)  Pf7.4  Vpp  Program Data Vprity  Verify Data  Vprity  Verify Data  WF028640		Data Setup Time		2			μs
Address Hold Time  Data Hold Time  Data Valid from FES T Law  Data Float from FES T Law  PPP  CLX  VPP  VIH  VIII		Constant of the Constant of th		2			μs
Data Hold Time  Data Valid from PES T Lov  Data Float in DES THUM  O  Data Float in DES THUM  O  TO  TO  TO  TO  TO  TO  TO  TO  TO				1			μs
Data Valid from FES T Let  Data Float from FES T Let  Data Float from FES T Let  Data Float from FES T Let  VPP  CLK  RESET  VIH  VIH  VIL  TI7.0].  Program Data  VIII  Program Data  VPP  Program Data  VIII  Verify Data  WF026640	· · · · · · · · · · · · · · · · · · ·			1			μs
Data Float in BESI FILM 0 100 ns  VPP  CLK  RESET  VIH  VIH  VIL  VIL  VIL  VIL  VIL  VIL			Y ( )			100	ns
RESET  V <sub>IH</sub> V <sub>IP</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>II</sub> TI7:0]  Byte Address and Word Address VIL  Program Data  V <sub>I</sub> Program Data  V <sub>I</sub> Verify Data  Z  WF026640			4	0		100	ns
			- 'w V <sub>II</sub> -	, –			
		117:0]. P[7:4] **AS **P[15:8] **Z	tsu (V <sub>pp</sub> )  Byte Address a V <sub>II</sub> Program Data V <sub>IL</sub> Z	and Word Address  DV Verify Data	-t <sub>AH</sub>		
		117:0]. P[7:4] **AS **P[15:8] **Z	TSU (Vpp)  Byte Address a Vil  Program Data  Z  Program — DH  Program — Prog	And Word Address  OV Verify Data  Verify	-t <sub>AH</sub>		
		117:0]. P[7:4] **AS **P[15:8] **Z	TSU (Vpp)  Byte Address a Vil  Program Data  Z  Program — DH  Program — Prog	And Word Address  OV Verify Data  Verify	-t <sub>AH</sub>		
		117:0]. P[7:4] **AS **P[15:8] **Z	TSU (Vpp)  Byte Address a Vil  Program Data  Z  Program — DH  Program — Prog	And Word Address  OV Verify Data  Verify	-t <sub>AH</sub>		

## **ABSOLUTE MAXIMUM RATINGS**

St	orage Temperature65 to +150°C
(A	.mbient) Temperature Under Bias55 to +125°C
Sı	upply Voltage to Ground Potential
	(Pin 28 to Pin 14) Continuous0.5 V to +7.0 V
D	C Voltage Applied to Outputs0.3 V to $+V_{CC} + 0.3 V$
D	C Input Voltage0.3 V to $+$ V <sub>CC</sub> $+$ 0.3 V
D	C Input Current10 mA to +10 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## **OPERATING RANGES**

(T <sub>A</sub> ) 0 to +70°C+4.50 to +5.50 V
(T <sub>A</sub> )55 to +125°C +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military Product 100% tested at TA = +25°C, +125°C and

Thermal Impedance Values (θ <sub>JA</sub> ), Typical	
28-Pin Plastic DIP (PD3028)	50°C/W
28-Pin Ceramic DIP (CDV028; CDE028)	40°C/W
28-Pin Plastic Leaded Chip Carrier (PL 028)	55°C/W
28-Pin Ceramic Leadless Chip Carrier (CLV028)	55°C/W

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		Test 🚭	ndi <b>tio</b> n:	s	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V	MILE MILE		I <sub>OH</sub> = -3.0 mA	2.4			٧
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IL</sub>	MiL	- 4	IOL 16 mA			0.50	٧
V <sub>IH</sub> (Note 1)	Input HIGH Level	Grant ged	ut Logical H	l Volume	e All Inputs	2.0			>
V <sub>IL</sub> (Note 1)	Input LOW Level	Guttanteed In	put diğicalı POV	dage	o for All Inputs			0.8	٧
hլ_	Input LOW Current	CC = Man VIN = V					-10	μΑ	
ЬH	Input HIGH Curr	V <sub>CC</sub> = M	= V <sub>C</sub> -0.5 V					10	μΑ
lozн	Output Land Culture	W Mat	0.8 V	V <sub>O</sub> = 2.	.4 V			10	μΑ
lozi	(Note 2)	VIII O	-	V <sub>O</sub> = 0.	.5 V			-10	μ.
		449	COM'L		CMOS, V <sub>IN</sub> = V <sub>CC</sub> or GND			115	
lcc	Power Supply Current	V <sub>CC</sub> = Max.	(T <sub>A</sub> = 0 to 70	°C)	TTL, V <sub>IN</sub> = 0.5 V or 2.4 V			125	mA
icc	(Note	lo=0 μA	MIL		CMOS, V <sub>IN</sub> = V <sub>CC</sub> or GND			130	IIIA
(8) A			(T <sub>A</sub> = -55 to	125°C)	TTL, V <sub>IN</sub> = 0.5 V or 2.4 V			140	
Сре	er Dissipation Capacitance (Note 4)	V <sub>CC</sub> = Max., T	A = 25°C, No Lo	ad			100		рF

hese are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. 70 pin leakage is the worst-case of  $I_{OZX}$  or  $I_{IX}$  (where X = H or L).

3. Use CMOS  $I_{CC}$  when the device is driven by CMOS circuits, and TTL when the device is driven by TTL circuits.

4. The dynamic current consumption is:

 $I_{CC}$  (Total) =  $I_{CC}$  (Static) + (CpD + nCL)  $V_{CC}$  (f/2), where f is the clock frequency, CL is the output load capacitance, and n is the number of loads.

# **CAPACITANCE\***

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
C <sub>I</sub> (RESET)	Input Capacitance			25	
C <sub>I</sub> (All others)	Input Capacitance	f = 1 MHz T <sub>A</sub> = -55°C to 125°C V <sub>CC</sub> = 4.5 V to 5.5 V		15	pF
Co	Output Capcacitance	1 100 110 110 110 1		15	

<sup>\*</sup>These capacitances are tested on a sample basis.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

				29CPL144/ 29CPL154		29CPL154-1		
No.	Parameter No. Symbol	Parameter Description	Test Conditions	Min.	Max.	Min.	Max.	Unit
1	<del>-</del>	CLK to P[15:0]			20		15	ns
2	1	CLK to A[8:0]			30		25	ns
3	t <sub>PD</sub>	DCLK to SDO			30	4	25	ns
4	٦ ''	Mode to SDO	1		30		25	ns
- 5	-1	SDI to SDO			30		25	ns
-6		T[7:0] to CLK, Resisterd Mode	1599	6		1 8 W		ns
7		T[7:0] to CLK, Asynchronous Mode (Note 1)		45		15		ns
8	1	RESET to CLK, Registered Mode	<b>1</b>	6	A	6		ns
9	ts	RESET to CLK, Asynchropous Modes (Note 1)		-		15		ns
10	┨	Mode to CLK		30		25		ns
11	┪	Mode to DCLK		30		25		ns
12	┪	SDI WODCLR		30		25		ns
13	-	P(15:8) to DG&K		30		25		ns
14	+	Tribl to DLK	See Test	0		0		ns
15	┦ ╿	RESET to CLK	Output Load	0		0		ns
16	t <sub>H</sub>	Mode to CL	Conditions	0		0		ns
17	┪ "	Made to DOLK	1	0		0		ns
18	┨	SDI to DCAK	1	0		0		ns
19	┨	P[15.9] to DCLK	1	0		0		ns
20	tezx	CLK to P[15:8] Enable			20		18	
21	tpxz	CLK to P[15:8] Disable	1		30		25	
22	tpw	CLK Pulse Width		15		12		ns
23	tpwD	Pulse Width		25		20		ns
24	t <sub>P</sub>	CLK Period (Note 1)		40		33		ns
25	┨ '	DCLK Period	1	50		40		ns

CLK (a) + (b) - (c) = CLK PERIOD

Notes: 1. These parameters are measured indirectly on unprogrammed devices. They are determined as follows:
a. Measure delay from input (T[7:0], or CLK) to EPROM address out in test mode. This will measure the delay through the sequence

logic.

b. Measure setup time from T[7:0] input through EPROM test columns to pipeline register in verify test column mode. This will measure the delay through the EPROM and register setup.

c. Measure delay from T[7:0] input to EPROM address out in verify test column mode. This will measure the delay through the logic

and P[15:0] outputs.

To calculate the desired parameter measurement the following formula is used:

Measurement (a) + Measurement (b) - Measurement (c)

SWITCHING CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

	Parameter	Parameter		29CPL154		29CPL154-1		
No.	Symbol	Description	Test Conditions	Min.	Max.	Min.	Max.	Unit
1		CLK to P[15:0]			25		20	ns
2		CLK to A[8:0]	]		30		30	ns
3	t <sub>PD</sub>	DCLK to SDO			30	_	30	ns
4	]	Mode to SDO			30		30	ns
5		SDI to SDO			30		30	ns
6		T[7:0] to CLK, Resisterd Mode		8		8		ns
7		T[7:0] to CLK, Asynchronous Mode (Note 1)		20		20		ns
8		RESET to CLK, Registered Mode		6	A	8		ns
9	ts	RESET to CLK, Asynchronius Mona (Note 1)		30		20		ns
10	]	Mode to CLK		30		30		ns
11		Mode to €CLK		30		30		ns
12		SDI TO DOLK		30		30		ns
13		(15:8) On DOCK		30		30		ns
14		The to scK	See Test	0		0		ns
15		TESET to OLK	Output Load	0		0		ns
16	tн	Mode CLI	Conditions	0		0		ns
17	]	Made to Doub		0		0		ns
18	]	SD DOLK		0		0		ns
19		P[15.6] to DCLK		0		0		пѕ
20	t <sub>PZX</sub>	CLK to P[15:8] Enable	]		25		20	пз
21	tpxz	CLK to P[15:8] Disable	]		30		30	ns
22	tpw	CLK Pulse Width	]	20		15		ns
23	tpwD	CLK Pulse Width	]	30		25		ns
24	tp	Pulse Period (Note 1)		50		40		ns
25	7 I	DCLK Period	1	60		50	1	ns

- Notes: 1. These parameters are measured indirectly on unprogrammed devices. They are determined as follows:

  a. Measure delay from input (T[7:0], or CLK) to PROM address out in test mode. This will measure the delay through the sequence logic.
  - b. Measure setup time from T[7:0] input through PROM test columns to pipeline register in verify test column mode. This will measure the delay through the PROM and register setup.


    c. Measure delay from T[7:0] input to PROM address out in verify test column mode. This will measure the delay through the logic
  - - and P[15:0] outputs.


      To calculate the desired parameter measurement the following formula is used:

      Measurement (a) + Measurement (b) Measurement (c)


CLK PERIOD:


CLK (a) + (b) - (c) = CLK PERIOD





# SWITCHING TEST CIRCUITS






# A. Three State Outputs


# **B. Normal Outputs**

Notes: 1. CL = 50 pF includes scope probe, wiring, and stray capacitances without device in test fixture.

- S<sub>1</sub>, S<sub>2</sub>, and S<sub>3</sub> are closed during function tests and all AC tests except output enable tests.
- 3.  $S_1$  and  $S_3$  are closed while  $S_2$  is open for  $tp_{ZH}$  test.
- 4. C<sub>L</sub> = 5.0 pF for output disable tests.

# SWITCHING TEST WAVEFORMS






# Setup, Hold, and Release Times

# Propagation Delay

Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.

Cross-hatched area is don't care condition.

# SWITCHING TEST WAVEFORMS (Cont'd.)



Test	V <sub>X</sub>	Output Waveform — Measurement Level
All t <sub>PD</sub> s	5.0V	V <sub>OL</sub> 1.5V
<sup>t</sup> PHZ	0.0V	VOH
t <sub>PLZ</sub>	5.0V	V <sub>OL</sub> 3v
<sup>t</sup> PZH	0.0V	0.0V VOH
t <sub>PZL</sub>	5.0V	1.5V Vo.

WFR02680

**Pulse Width** 

## **Enable and Disable Times**

- Notes: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
  - 2. S<sub>1</sub>, S<sub>2</sub>, and S<sub>3</sub> of Load Circuit are closed except where shown.

Note: Pulse generator for all pulses: Rate  $\leq$  1.0 MHz; Z<sub>0</sub> = 50  $\Omega$ : t<sub>r</sub>  $\leq$  2.5 ns.

# Test Philosophy and Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown.

- Ensure the part is adequately decoupled at the test head. Large changes in supply current when the device switches may cause function failures due to V<sub>CC</sub> changes.
- Do not leave inputs floating during any tests, as they may oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 200 mA in 5 8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily. Current level may vary from product to product.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins that may not actually reach V<sub>IL</sub> or V<sub>IH</sub> until the noise has settled. AMD recommends using V<sub>IL</sub>  $\leqslant$  0 V and V<sub>IH</sub>  $\geqslant$  3.0 V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.

#### 6. Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another but is generally around 50 pF. This, of course, makes it impossible to make direct measurements of parameters that call for smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays," which measure the propagation delays into the high impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF) and engineering correlations based on data taken with a bench set up are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at both capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench set up and the knowledge that certain DC measurements ( $I_{\rm OH}$ ,  $I_{\rm OL}$ , for example) have already been taken and are within spec. In some cases, special DC tests are performed in order to facilitate this correlation.

#### 7. Threshold Testing


The noise associated with automatic testing (due to the long inductive cables), and the high gain of the tested device when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high-speed speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for each input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels rather than at  $V_{\parallel}$  Max. and  $V_{\parallel}$  Min.


#### 8. AC Testing


Occasionally, parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other AC tests that have been performed. These correlations are arrived at by the cognizant engineer by using data from precise bench measurements in conjunction with the knowledge that certain DC parameters have already been measured and are within spec.

In some cases, certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.

# INPUT/OUTPUT CIRCUIT DIAGRAMS









CDE028\*\*

<sup>\*</sup>For reference only. All dimensions are measured in inches. BSC is an ANSI standard for Basic Space Centering.

<sup>\*\*</sup>Package in development. Consult MIP Product Marketing for information.





North Americal		2051	882-0122	International (	TEI	(03) 345-82
NLABAMA		200) 200)	242-4400	10ky0	FAX	(03) 345-824 (03) 342-519 J24064AMDT
					TIX	J24064AMDTK
Culver City		2131	645-1524	Osaka	TEL	
Nowport Booch	}	714	752-6262	<b>001</b>	FAX	
San Diego		619	560-7030	KOREA. Seoul	TEL	82-2-784-759
San Jose		408	452-0500		FAX	82-2-784-80
Woodland Hills	``````````````````````````````````````	B18	992-4155	LATIN AMERICA,		
ANADA Ostosia		• . • ,		Ft. Lauderdale	TEL	(305) 484-86 (305) 485-97 5109554261 AMDF
CANADA, Ontario,	u	6131	592-0060		FAX	(305) 485-97
Willowdala		416	224-5193		TEL	5109554261 AMDF
**************************************		202	741 2000	NORWAY, Hovik	<u>TEL</u>	(02) 5378 (02) 5919
COLOHADO		202	264.7800		FAX	(02) 5919
CONNECTION		203	204-7000		<u>TLX</u>	790
LORIDA,		012	E20-0071	SINGAPORE	<u>T</u> ĘĻ	65-22575
Clearwater		305	776-2001		FAX	65-22461
Pt. Lauderdale	······)	407	930-9100		TLX	RS55650 MMI F
Oriando		407	440 7000	SWEDĘŅ,		(00) 700 00
GEORGIA	(	404	449-7920	Stockholm	TEL	(08) 733 03 (08) 733 22
LLINOIS,			770 4400		FAX	(08) 733 22
Chicago		312	7/3-4422 EOE 0E17		ĮLX	116
Naperville		312	000-9017	TAIWAN	<u>i k</u> S	886-2-71220 886-2-71220
NDIANA		317	244-7207		FAX	886-2-/1220
KANSAS	(	913	451-3115	UNITED KINGDOM,	TE:	(000E) 9290
MARYLAND		301	/96-9310	Manchester area	j E b	(0925) 8280 (0925) 8276
MASSACHUSETTS	(	617	2/3-39/0		FAX	(0925) 8276
MINNESOTA		612	938-0001		ŢĒŽ	6285
MISSOURI	(	913	) 451-3115	London area	<u>  </u>	(04862) 221
NEW JERSEY,					FAX	(04862) 221 (0483) 7561 8591
Cherry Hill	{	609	) 662-2900		TLX	8591
Parsippany	(	201	) 299-0002	North Americ	an Panra	eentativee
VEW VARY				NOI (II AIIIEI IC	ali nepie	36//(at/ve3
Liverpool	(	315	) 457-5400	CANADA		
Poughkeepsie		914	) 471-8180	Burnaby, B.C.		(604) 430-36
Woodbury		516	364-8020	DAVETEK MARKE	TING	(604) 430-36
NORTH CAROLINA	(	919	878-8111	Calgary, Alberta		
OHIO.			,	VITEL ELECTRON	IICS	(403) 278-58
Columbus	(	614	891-6455	Kanata Ontario		
Dayton		513	439-0470	VITEL ELECTRON	IICS	(613) 592-00
OBECON	(	503	245-0080	Mississauga, Ontario		
DENNEYI VANIA		215	398-8006	VITEL ELECTRON	łics	(416) 676-97
COUTH CAPOLINA		203	772-6760	Quebec		
TEVAC					IICS	(514) 636-59
Auetin		512	1 346-7830	IDAHO		
Dallac		214	934-9099		TECH MKG1	「(208) 888-60
Houston		713	785-9001	INDIANA		
		000	) 4EE 2000	ELECTRONIC MA	RKETING	
WASHINGTON		200	702.0500	CONSULTANTS, I	NC	(317) 921-34
WISCONSIN		414	/ 82-0590	IOWA		
International_				LORENZ SALES		(319) 377-46
iiitei iiatioiiai_				KANSAS		
BELGIUM, Bruxelles	TEL	(02)	771-91-42	Merriam – LOREN	Z SALES	(913) 384-65 (316) 721-05
	FAX	(02)	762-37-12	Wichita - LORENZ	SALES	(316) 721-05
	FAXTLX		61028	KENTUCKY		
FRANCE, Paris	<u>1</u> EL(	1) 4	9-75-10-10	FLECTRONIC MA	RKETING	
	TEL ( FAX ( TLX	1) 4	9-75-10-13	CONSULTANTS.	INC	(317) 921-34
	TLX		263282	MICHIGAN		• •
WEST GERMANY.				Birmingham - MIK	E RAICK ASS	SOCIATES (313) 644-50
Hannover area	TEL	. (05	11) 736085	Holland - COM-TE	K SALES IN	C
	FAX	. (05	11) 721254	Novi - COM-TEK	SALES INC	SOCIATES (313) 644-50 IC(616) 399-72 (313) 344-14
	TLX		922850			(0.0, 034-14
München	<u>TEL</u>	. (08	9) 4114170	MISSOURI		(314) 997-45
	FAX	(0	89) 406490	LUMENZ SALES		(314) 887-45
	<u>TLX</u>		523883	NEBRASKA		/400\ 47E 44
Stuttgart	TÊX(C	7711	) 62 33 77	LUMENZ SALES.		(402) 475-46
-	FAX	.(U/	11) 625187	NEW MEXICO	DT STATES	/ENE\ 202 05
	TLX		721882		RI SIAIES	(505) 293-85
HONG KONG	TEL	852	-5-8654525	NEW YORK		(04E) 407 00
	FAX67	852	-5-8654335	NYCOM, INC		(315) 437-83
	TLX67	7955	SAMDAPHX	OHIO BOLL		
ITALY, Milan	FAX	(0	2) 3390541	Centerville - DOLI	-USS HOOT	& CO(513) 433-67 & CO(614) 885-48 & CO(216) 238-03
	***************************************	₹Ō	2) 3533241	Columbus - DOLF	USS ROOT 8	CO(614) 885-48
	FAX	(O	2) 3498000	Strongsville – DOL	LEUSS ROOT	& CO (216) 238-03
	TLX		315286	PENNSYLVANIA		
JAPAN.				DOLFUSS ROOT	& CO	(412) 221-44
Kanagawa	TEL	4	62-47-2911	UTAH		(801) 595-06
	FAX					

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA Tel: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6308 • TOLL FREE: (800) 538-8450 APPLICATIONS HOTLINE TOLL FREE: (800) 222-9323 • (408) 74° © 1988 Advanced Micro Devices, Inc. AIS-WCP-12M-11/88-0 Printed in USA

