

# **0.4** Amp Output Current **IGBT Gate Drive Optocoupler**

# Technical Data

#### **Features**


- 0.4 A Minimum Peak **Output Current**
- **High Speed Response:** 0.7 μs Max. Propagation Delay over Temp. Range
- Ultra High CMR: Min. 10 kV/ $\mu$ s at  $V_{CM} = 1.5 \text{ kV}$
- Bootstrappable Supply Current: Max. 3 mA
- Wide Operating Temp. Range:  $-40^{\circ}$ C to  $100^{\circ}$ C
- Wide V<sub>CC</sub> Operating Range: 10 V to 30 V over Temp. Range
- Available in DIP8 (Single) and SO16 (Dual) Package
- Safety Approvals: UL Recognized, 3750 V<sub>rms</sub> for 1 Minute. CSA Approval Pending. VDE Approval Pending VIORM=891 V<sub>peak</sub>

**Description** 

The HCPL-314J family of devices consists of an AlGaAs LED optically coupled to an integrated circuit with a power output stage. These optocouplers are ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high operating voltage range of the output stage provides the drive voltages required by gate controlled devices. The voltage and current supplied by this optocoupler makes it ideally suited for directly driving small or medium power IGBTs. For IGBTs with higher ratings the HCPL-3150(0.5A) or HCPL-3120 (2.0A) optocouplers can be used.

#### HCPL-314J

## **Functional Diagram**



HCPL-314J

#### **Truth Table**

LED	v <sub>o</sub>
OFF	LOW
ON	HIGH

# **Applications**

- Isolated IGBT/Power **MOSFET Gate Drive**
- **AC and Brushless DC Motor Drives**
- **Inverters for Appliances**
- **Industrial Inverters**
- **Switch Mode Power Supplies (SMPS)**
- **Uninterruptable Power** Supplies (UPS)

A 0.1  $\mu F$  bypass capacitor must be connected between pins  $V_{CC}$  and  $V_{EE}$ .

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.


# **Selection Guide**

Package Type	Part Number	Number of Channels
SO16	HCPL-314J	2

# **Ordering Information**


Specify part number followed by option number ( if desired )

#### Example:




# **Package Outline Drawing**

# **HCPL-314J SO16 Package:**



# **Solder Reflow Temperature Profile**



(NOTE: USE OF NON-CHLORINE ACTIVATED FLUXES IS RECOMMENDED.)

# **Regulatory Information**

The HCPL-314J are pending approval by the following organizations:

#### **VDE**

Approval under VDE 0884/06.92 with  $V_{IORM} = 891 V_{peak}$  expected prior to product release.

#### $\mathbf{UL}$

Approval under UL 1577, component recognition program up to  $V_{\rm ISO}=3750~V_{\rm rms}$  expected prior to product release. File E55361.

#### **CSA**


Approved under CSA Component Acceptance Notice #5, File CA 88324 expected prior to product release.

## **VDE 0884 Insulation Characteristics**

Description	Symbol	Characteristic	Unit
$\begin{split} & \text{Installation classification per DIN VDE 0110/1.89, Table 1} \\ & \text{for rated mains voltage} \leq 150 \ V_{rms} \\ & \text{for rated mains voltage} \leq 300 \ V_{rms} \\ & \text{for rated mains voltage} \leq 600 \ V_{rms} \end{split}$		I - IV I - III I-II	
Climatic Classification		55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	891	$V_{ m peak}$
Input to Output Test Voltage, Method b* $V_{IORM} \ x \ 1.875 = V_{PR}, \ 100\% \ Production \ Test \ with \\ t_m = 1 \ sec, \ Partial \ discharge < 5 \ pC$	$V_{\mathrm{PR}}$	1670	$V_{ m peak}$
Input to Output Test Voltage, Method a* $V_{IORM} \ x \ 1.5 = V_{PR}$ , Type and Sample Test, $t_m = 60 \ sec$ , Partial discharge $< 5 \ pC$	$V_{\mathrm{PR}}$	1336	$V_{ m peak}$
Highest Allowable Overvoltage (Transient Overvoltage $t_{ini} = 10 \text{ sec}$ )	V <sub>IOTM</sub>	6000	$V_{\mathrm{peak}}$
Safety-limiting values - maximum values allowed in the event of a failure.			
Case Temperature	$T_{\mathrm{S}}$	175	℃
Input Current** Output Power**	I <sub>S,INPUT</sub> P <sub>S, OUTPUT</sub>	400 1200	mA mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V	Rs	>109	Ω

<sup>\*</sup> Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (VDE 0884) for a detailed description of Method a and Method b partial discharge test profiles.

<sup>\*\*</sup> Refer to the following figure for dependence of Ps and Is on ambient temperature.



# **Insulation and Safety Related Specifications**

Parameter	Symbol	HCPL-314J	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	8.3	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.5	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

# **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units	Note			
Storage Temperature	$T_{\mathrm{S}}$	-55	125	℃				
Operating Temperature	TA	-40	100	℃				
Average Input Current	I <sub>F(AVG)</sub>		25	mA	1			
Peak Transient Input Current (<1 μs pulse width, 300pps)	$I_{F(TRAN)}$		1.0	A				
Reverse Input Voltage	$V_{R}$		3	V				
"High" Peak Output Current	I <sub>OH(PEAK)</sub>		0.6	A	2			
"Low" Peak Output Current	I <sub>OL(PEAK)</sub>		0.6	A	2			
Supply Voltage	$V_{\rm CC}$ - $V_{\rm EE}$	-0.5	35	V				
Output Voltage	V <sub>O(PEAK)</sub>	-0.5	$V_{\rm CC}$	V				
Output Power Dissipation	Po		260	mW	3			
Input Power Dissipation	PI		105	mW	4			
Lead Solder Temperature	260°C for 10 sec., 1.6 mm below seating plane							
Solder Reflow Temperature Profile	See Package	See Package Outline Drawings section						

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Note
Power Supply	$V_{\mathrm{CC}}$ - $V_{\mathrm{EE}}$	10	30	V	
Input Current (ON)	I <sub>F(ON)</sub>	8	12	mA	
Input Voltage (OFF)	$V_{F(OFF)}$	-3.0	0.8	V	
Operating Temperature	$T_{A}$	-40	100	$^{\circ}\mathrm{C}$	

# **Electrical Specifications (DC)**

Over recommended operating conditions unless otherwise specified.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
	-		Typ.	Max.				
High Level Output Current	$I_{OH}$	0.2			A	$Vo = V_{CC}$ - 4	2	5
		0.4	0.5			$V_{O} = V_{CC}-10$	3	2
Low Level Output Current	$I_{OL}$	0.2	0.4		A	$Vo = V_{EE} + 2.5$	5	5
		0.4	0.5			$V_0 = V_{EE} + 10$	6	2
High Level Output Voltage	$V_{OH}$	V <sub>CC</sub> -4	V <sub>CC</sub> -1.8		V	Io = -100  mA	1	6,7
Low Level Output Voltage	$V_{OL}$		0.4	1	V	Io = 100  mA	4	
High Level Supply Current	$I_{CCH}$		0.7	3	mA	Io = 0  mA	7,8	15
Low Level Supply Current	$I_{CCL}$		1.2	3	mA	Io = 0  mA		
Threshold Input Current	$I_{\mathrm{FLH}}$			5	mA	Io = 0  mA,	9,15	
Low to High						Vo>5 V		
Threshold Input Voltage	$ m V_{FHL}$	0.8			V			
High to Low								
Input Forward Voltage	$V_{\mathrm{F}}$	1.2	1.5	1.8	V	$I_{\rm F} = 10 \text{ mA}$	16	
Temperature Coefficient of	$\Delta V_F/\Delta T_A$		-1.2		mV/°C			
Input Forward Voltage								
Input Reverse Breakdown	$\mathrm{BV}_\mathrm{R}$	3	10		V	$I_R = 100 \mu A$		
Voltage								
Input Capacitance	$\mathrm{C_{IN}}$				pF	f = 1 MHz,		
						$V_F = 0 V$		

# **Switching Specifications (AC)**

Over recommended operating conditions unless otherwise specified.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to High Output Level	${ m t_{PLH}}$	0.1	0.2	0.7	μs	Cg = 3  nF,	10,11, 12,13,	14
Propagation Delay Time to Low Output Level	${ m t_{PHL}}$	0.1	0.3	0.7	μs	f = 10 kHz, Duty Cycle =	14,17	
Propagation Delay Difference Between Any Two Parts or Channels	PDD	-0.5		0.5	μs			10
Rise Time	$t_{ m R}$				ns			
Fall Time	$ m t_{F}$				ns			
Output High Level Common Mode Transient Immunity	CM <sub>H</sub>	10	30		kV/μs	$T_A = 25$ °C, $V_{CM} = 1.5 \text{ kV}$	18	11, 12
Output Low Level Common Mode Transient Immunity	CM <sub>L</sub>	10	30		kV/μs		18	11, 13


## **Package Characteristics**

For each channel unless otherwise specified.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage	$V_{\rm ISO}$	3750			V <sub>rms</sub>	T <sub>A</sub> =25°C, RH<50% for		8,9
Output-Output Momentary Withstand Voltage	V <sub>O-O</sub>	1500			V <sub>rms</sub>	1 min.		16
Input-Output Resistance	R <sub>I-O</sub>		$10^{12}$		Ω	V <sub>I-O</sub> =500 V		9
Input-Output Capacitance	C <sub>I-O</sub>		1.2		pF	Freq=1 MHz		

#### Notes:

- 1. Derate linearly above 70°C free air temperature at a rate of 0.3 mA/°C.
- 2. Maximum pulse width =  $10 \mu s$ , maximum duty cycle = 0.2%. This value is intended to allow for component tolerances for designs with  $I_O$  peak minimum = 0.4 A. See Application section for additional details on limiting  $I_{OL}$  peak.
- 3. Derate linearly above  $85^{\circ}$ C, free air temperature at the rate of  $4.0 \text{ mW/}^{\circ}$ C.
- 4. Input power dissipation does not require derating.
- 5. Maximum pulse width =  $50 \mu s$ , maximum duty cycle = 0.5%.
- In this test, V<sub>OH</sub> is measured with a DC load current. When driving capacitive load V<sub>OH</sub> will approach V<sub>CC</sub> as I<sub>OH</sub> approaches zero amps.
- 7. Maximum pulse width = 1 ms, maximum duty cycle = 20%.
- 8. In accordance with UL 1577, each HCPL-314J optocoupler is proof tested by applying an insulation test voltage  $\geq 5000~V_{rms}$  for 1 second (leakage detection current limit  $I_{I-O} \leq 5~\mu A$ ). This test is performed before 100% production test for partial discharge (method B) shown in the VDE 0884 Insulation Characteristics Table, if applicable.
- 9. Device considered a two-terminal device: pins on input side shorted together and pins on output side shorted together.
- 10. PDD is the difference between tpHL and tpLH between any two parts or channels under the same test conditions.
- $11.\ \mathrm{Pins}\ 3$  and  $4\ (HCPL\text{-}314\mathrm{J})$  need to be connected to LED common.
- 12. Common mode transient immunity in the high state is the maximum tolerable |dVcm/dt| of the common mode pulse  $V_{CM}$  to assure that the output will remain in the high state (i.e.  $Vo > 6.0 \ V$ ).
- 13. Common mode transient immunity in a low state is the maximum tolerable  $|dV_{CM}/dt|$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a low state (i.e. Vo < 1.0 V).
- 14. This load condition approximates the gate load of a 1200 V/25 A IGBT.
- 15. For each channel. The power supply current increases when operating frequency and Qg of the driven IGBT increases.
- 16. Device considered a two terminal device: Channel one output side pins shorted together, and channel two output side pins shorted together.



0.40 4 0.38 0.36 0.30 0.30 0.30 0.30 0.30 0.30 TA – TEMPERATURE – °C






Figure 1.  $\ensuremath{V_{\mathrm{OH}}}$  vs. Temperature.

Figure 2. I  $_{\mathrm{OH}}$  vs. Temperature.

Figure 3. V  $_{\mathrm{OH}}$  vs.  $I_{\mathrm{OH}}$ .











Figure 4.  $V_{\,OL}$  vs. Temperature.

Figure 5. I  $_{\rm OL}$  vs. Temperature.

Figure 6. V OL vs. IOL.












Figure 7.  $I_{\mbox{\footnotesize CC}}$  vs. Temperature.

Figure 8. I<sub>CC</sub> vs. V<sub>CC</sub>.

Figure 9.  $I_{FLH}$  vs. Temperature.










Figure 10. Propagation Delay vs.  $V_{\rm CC}$ .

Figure 11. Propagation Delay vs. I<sub>F</sub>.

Figure 12. Propagation Delay vs. Temperature.








Figure 13. Propagation Delay vs. Rg.

Figure 14. Propagation Delay vs. Cg.

Figure 15. Transfer Characteristics.




Figure 16. Input Current vs. Forward Voltage.




Figure 17. Propagation Delay Test Circuit and Waveforms.




Figure 18. CMR Test Circuit and Waveforms.

# **Applications Information Eliminating Negative IGBT Gate Drive**

To keep the IGBT firmly off, the HCPL-314J has a very low maximum  $V_{OL}$  specification of 1.0 V. Minimizing Rg and the lead inductance from the HCPL-314J to the IGBT gate and emitter (possibly by mounting the HCPL-314J on a small PC board directly above the IGBT) can eliminate the need for negative

IGBT gate drive in many applications as shown in Figure 19. Care should be taken with such a PC board design to avoid routing the IGBT collector or emitter traces close to the HCPL-314J input as this can result in unwanted coupling of transient signals into the input of HCPL-314J and degrade performance. (If the IGBT drain must be routed near the

HCPL-314J input, then the LED should be reverse biased when in the off state, to prevent the transient signals coupled from the IGBT drain from turning on the HCPL-314J.) An external clamp diode may be connected between pins 14 & 15 and pins 9 & 10 (as shown in Figure 19) for the protection of HCPL-314J in the case of IGBTs switching inductive load.




Figure 19. Recommended LED Drive and Application Circuit for HCPL-314J.

#### Selecting the Gate Resistor (Rg)

**Step 1:** Calculate  $R_g$  minimum from the  $I_{OL}$  peak specification. The IGBT and Rg in Figure 24 can be analyzed as a simple RC circuit with a voltage supplied by the HCPL-314J.

$$Rg \ge \frac{V_{CC} - V_{OL}}{I_{OLPEAK}}$$
$$= \frac{24 \ V - 5 \ V}{0.6A}$$
$$= 32 \ \Omega$$

The  $V_{OL}$  value of 5 V in the previous equation is the  $V_{OL}$  at the peak current of 0.6A. (See Figure 6).

**Step 2:** Check the HCPL-314J power dissipation and increase Rg if necessary. The HCPL-314J total power dissipation  $(P_T)$  is equal to the sum of the emitter power  $(P_E)$  and the output power  $(P_O)$ .

$$\begin{split} P_T &= P_E + P_O \\ P_E &= I_F \bullet V_F \bullet Duty \ Cycle \\ P_O &= P_{O(BIAS)} + P_{O(SWITCHING)} = I_{CC} \bullet V_{CC} + E_{SW} \ (Rg,Qg) \bullet f \\ &= (I_{CCBIAS} + K_{ICC} \bullet Qg \bullet f) \bullet V_{CC} + E_{SW} \ (Rg,Qg) \bullet f \end{split}$$

where  $K_{ICC} \bullet Qg \bullet f$  is the increase in  $I_{CC}$  due to switching and  $K_{ICC}$  is a constant of 0.001 mA/(nC\*kHz). For the circuit in Figure 19 with  $I_F$  (worst case) = 10 mA,  $Rg = 32 \Omega$ , Max Duty Cycle = 80%, Qg = 100 nC, f = 20 kHz and  $T_{AMAX} = 85^{\circ}\text{C}$ :

$$P_E = 10 \ mA \cdot 1.8 \ V \cdot 0.8 = 14 \ mW$$

 $P_O = (3 \ mA + (0.001 \ mA/(nC \bullet kHz)) \bullet 20 \ kHz \bullet 100 \ nC) \bullet 24 \ V + 0.4 \ \mu J \bullet 20 \ kHz = 128 \ mW$ 

$$< 260 \ mW \ (P_{O(MAX)} \ @ 85^{\circ}C)$$

The value of 3 mA for  $I_{CC}$  in the previous equation is the max.  $I_{CC}$  over entire operating temperature range.

Since  $P_0$  for this case is less than  $P_{O(MAX)}$ ,  $Rg=32~\Omega$  is alright for the power dissipation.




Figure 20. Energy Dissipated in the HCPL-314J and for Each IGBT Switching Cycle.

### LED Drive Circuit Considerations for Ultra High CMR Performance

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 21. The HCPL-314J improves CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and optocoupler pins 5-8 as shown in Figure 22. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 19), can achieve 10 kV/µs CMR while minimizing component complexity.

Techniques to keep the LED in the proper state are discussed in the next two sections.




Figure 21. Optocoupler Input to Output Capacitance Model for Unshielded Optocouplers.




Figure 22. Optocoupler Input to Output Capacitance Model for Shielded Optocouplers.




Figure 23. Equivalent Circuit for Figure 17 During Common Mode Transient.




Figure 24. Not Recommended Open Collector Drive Circuit.




Figure 25. Recommended LED Drive Circuit for Ultra-High CMR IPM Dead Time and Propagation Delay Specifications.

# CMR with the LED On (CMR<sub>H</sub>)

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. A minimum LED current of 8 mA provides adequate margin over the maximum  $I_{\rm FLH}$  of 5 mA to achieve 10 kV/ $\mu$ s CMR.

# CMR with the LED Off (CMR<sub>L</sub>)

A high CMR LED drive circuit must keep the LED off  $(V_F \leq V_{F(OFF)})$  during common mode transients. For example, during a -dV<sub>CM</sub>/dt transient in Figure 23, the current flowing through  $C_{LEDP}$  also flows through the  $R_{SAT}$  and  $V_{SAT}$  of the logic gate. As long as the low state voltage developed across the logic gate is less than  $V_{F(OFF)}$  the LED will remain off and no common mode failure will occur.

The open collector drive circuit, shown in Figure 24, can not keep the LED off during a  $+dV_{CM}/dt$  transient, since all the current flowing through  $C_{LEDN}$  must be supplied by the LED, and it is not

recommended for applications requiring ultra high CMR<sub>1</sub> performance. The alternative drive circuit which like the recommended application circuit (Figure 19), does achieve ultra high CMR performance by shunting the LED in the off state.


## IPM Dead Time and Propagation Delay Specifications

The HCPL-314J includes a Propagation Delay Difference (PDD) specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time high and low side power transistors are off. Any overlap in Ql and Q2 conduction will result in large currents flowing through the power devices from the high-voltage to the lowvoltage motor rails. To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worstcase conditions, transistor Q1 has just turned off when transistor Q2 turns on, as shown in Figure 26. The amount of delay necessary to achieve this condition is equal to the

maximum value of the propagation delay difference specification, PDD max, which is specified to be 500 ns over the operating temperature range of -40° to 100°C.


Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specification as shown in Figure 27. The maximum dead time for the HCPL-314J is 1 µs  $(= 0.5 \,\mu s - (-0.5 \,\mu s))$  over the operating temperature range of -40°C to 100°C.

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.



\*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 26. Minimum LED Skew for Zero Dead Time.



\*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 27. Waveforms for Dead Time.

