

Description

The μ PD42644 is a fast-page, low-power dynamic RAM organized as 1,048,576 words by 4 bits and designed to operate from a single +5-volt power supply. Advanced polycide technology minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

The three-state I/O pins are controlled by $\overline{\text{CAS}}$ independent of $\overline{\text{RAS}}$. After a valid read or read-modify-write cycle, data is held on the outputs by maintaining $\overline{\text{CAS}}$ low. Data outputs return to high impedance when $\overline{\text{CAS}}$ goes high. Fast-page read and write cycles can be executed by cycling $\overline{\text{CAS}}$.

Refreshing may be accomplished by means of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle that internally generates the refresh address. Refreshing may also be accomplished by means of $\overline{\text{RAS}}$ -only refresh cycles or by normal read or write cycles on the 1,024 address combinations of A_0 - A_9 during a 16-ms refresh period.


A low-power self-refresh cycle allows the μ PD42644 to retain data for extended periods of time with very low power consumption (30 μ A at 50°C). This feature allows the μ PD42644 to be used in battery backup applications with greater savings in power consumption.

Features

- 1,048,576 by 4-bit organization
- Single +5-volt power supply
- Fast-page option
- Low power dissipation
 - 90 mA active
 - 1.0 mA standby (CMOS interface)
 - 30 μ A self-refresh ($t_{\text{RCF}} = 32 \mu\text{s}$, $T_A = 50^\circ\text{C}$)
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing
- Multiplexed address inputs
- On-chip substrate bias generator
- TTL-compatible inputs and outputs
- Automatic self-refreshing by $\overline{\text{RAS}}$ input cycling
- Nonlatched, three-state outputs
- Low input capacitance
- 1024 refresh cycles every 16 ms
- 26/20-pin plastic SOJ (300 mil), 20-pin plastic ZIP, and 26/20-pin plastic TSOP packaging


Pin Configurations

26/20-Pin Plastic SOJ



18I


26/20-Pin Plastic TSOP (Normal Pinouts)



83YL-7507A

Pin Configurations (cont)

26/20-Pin Plastic TSOP (Reverse Pinouts)



Pin Identification

Name	Function
A ₀ - A ₉	Address inputs
I/O ₁ - I/O ₄	Data inputs and outputs
CAS	Column address strobe
OE	Output enable
RAS	Row address strobe
WE	Write enable
GND	Ground
V _{CC}	+5-volt power supply

DC Characteristics

T_A = 0 to +70°C; V_{CC} = +5.0 V ±10%

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	I _{CC2}			2.0	mA	RAS = CAS ≥ V _{IH} (min); I _O = 0 mA
				1.0	mA	RAS = CAS ≥ V _{CC} - 0.2 V; A ₀ - A ₉ , I/O and WE ≥ V _{CC} - 0.2 or ≤ 0.2 V; I _{I/O} = 0 mA
Input leakage current	I _{I(L)}	-10		10	μA	V _{IN} = 0 V to V _{CC} ; all other pins not under test = 0 V
Output leakage current	I _{O(L)}	-10		10	μA	D _{OUT} disabled; V _{OUT} = 0 V to V _{CC}
Output voltage, low	V _{OL}			0.4	V	I _{OL} = 4.2 mA
Output voltage, high	V _{OH}	2.4			V	I _{OH} = -5 mA

Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-55 to +125°C
Short-circuit output current, I _{OS}	50 mA
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions


Parameter	Symbol	Min	Typ	Max	Unit
Input voltage, high	V _{IH}	2.4		V _{CC} + 1.0	V
Input voltage, low	V _{IL}	-1.0		0.8	V
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ambient temperature	T _A	0		70	°C

Capacitance

T_A = 25°C; f = 1 MHz

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	C _{I1}	5	pF	Addresses
	C _{I2}	8	pF	RAS, CAS, WE, OE
Input/output capacitance	C _O	7	pF	I/O ₁ - I/O ₄

Block Diagram



Ordering Information

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Power Option	Package
μPD42644LA-80L	80 ns	160 ns	50 ns	Standard	26/20-pin plastic SOJ (300 mil)
μPD42644GS-80L	80 ns	160 ns	50 ns	Standard	26/20-pin plastic TSOP (normal pinouts)
μPD42644GSM-80L	80 ns	160 ns	50 ns	Standard	26/20-pin plastic TSOP (reverse pinouts)

AC Characteristics

T_A = 0 to +70°C; V_{CC} = +5.0 V ±10%

Parameter	Symbol	-80		-10		Unit	Test Conditions
		Min	Max	Min	Max		
Operating current, average	I _{CC1}		90		80	mA	RAS and CAS cycling; t _{RC} = t _{RC} min; I _O = 0 mA (Note 5)
Operating current, RAS-only refresh cycle, average	I _{CC3}		90		80	mA	RAS cycling; CAS ≥ V _{IH} ; t _{RC} = t _{RC} min; I _O = 0 mA (Note 5)
Operating current, CAS before RAS refresh cycle, average	I _{CC4}		90		80	mA	RAS cycling; CAS before RAS; t _{RC} = t _{RC} min; I _O = 0 mA (Note 5)
Operating current, self-refresh mode, average	I _{CC5}		30		30	μA	RAS cycling at 32 kHz (Notes 16, 17, 18)
			60		60	μA	RAS cycling at 64 kHz (Notes 16, 17, 18)
			120		120	μA	RAS cycling at 128 kHz (Notes 16, 17, 18)
Operating current, fast-page cycle, average	I _{CC6}		90		60	mA	RAS ≤ V _{IL} ; CAS cycling; t _{PC} = t _{PC} min; I _O = 0 mA (Note 5)
Access time from column address	t _{AA}		40		50	ns	(Notes 3, 4, 7, 8)
Access time from CAS precharge (rising edge)	t _{ACP}		45		55	ns	(Notes 3, 4, 7, 8)
Column address setup time	t _{ASC}	0		0		ns	
Row address setup time	t _{ASR}	0		0		ns	
Column address to WE delay time	t _{AWD}	65		80		ns	(Note 14)
Access time from CAS (falling edge)	t _{CAC}		20		25	ns	(Notes 3, 4, 7, 8)
Column address hold time	t _{CAH}	15		20		ns	
CAS pulse width	t _{CAS}	20	10,000	25	10,000	ns	
CAS hold time for CAS before RAS refresh cycle	t _{CHR}	15		20		ns	
CAS to output in low impedance	t _{CLZ}	0		0		ns	(Notes 4, 7)
CAS precharge time, fast-page cycle	t _{CP}	10		15		ns	
CAS precharge time, nonpage cycle	t _{CPN}	10		10		ns	
CAS to RAS precharge time	t _{CRP1}	10		10		ns	(Note 10)
CAS hold time	t _{CSH}	80		100		ns	
CAS setup time for CAS before RAS refresh cycle	t _{CSR}	10		10		ns	
CAS to WE delay	t _{CWD}	45		55		ns	(Note 14)

AC Characteristics (cont)

Parameter	Symbol	-80		-10		Unit	Test Conditions
		Min	Max	Min	Max		
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	15		20		ns	
Data-in hold time	t_{DH}	15		20		ns	(Note 13)
Data-in setup time	t_{DS}	0		0		ns	(Note 13)
Access time from $\overline{\text{OE}}$	t_{OEA}		20		25	ns	(Notes 3, 4, 7, 8)
$\overline{\text{OE}}$ delay data time	t_{OED}	20		25		ns	
$\overline{\text{OE}}$ command hold time	t_{OEH}	0		0		ns	
$\overline{\text{OE}}$ to inactive setup time	t_{OES}	0		0		ns	
Output turnoff delay from $\overline{\text{OE}}$	t_{OEZ}	0	20	0	25	ns	(Note 9)
Output buffer turnoff delay	t_{OFF}	0	20	0	25	ns	(Note 9)
$\overline{\text{OE}}$ to output in low-Z	t_{OLZ}	0		0		ns	(Notes 6, 7)
Fast-page cycle time	t_{PC}	50		60		ns	(Note 6)
Fast-page read-modify-write cycle time	t_{PRWC}	100		120		ns	(Note 6)
Access time from $\overline{\text{RAS}}$	t_{RAC}		80		100	ns	(Notes 3, 4, 7, 8)
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	17	40	17	50	ns	(Note 8)
Row address hold time	t_{RAH}	12		12		ns	
Column address lead time referenced to $\overline{\text{RAS}}$ (rising edge)	t_{RAL}	40		50		ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ pulse width, fast-page cycle	t_{RASp}	80	125,000	100	125,000	ns	
Random read or write cycle time	t_{RC}	160		190		ns	(Note 6)
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	25	60	25	70	ns	(Note 8)
Read command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0		0		ns	(Note 11)
Read command setup time	t_{RCS}	0		0		ns	
Refresh period	t_{REF}		32		16	ms	Addresses $A_0 - A_9$
$\overline{\text{RAS}}$ precharge time	t_{RP}	70		80		ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	t_{RPC}	10		10		ns	
Read command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	10		10		ns	(Note 11)
$\overline{\text{RAS}}$ hold time	t_{RSH}	20		25		ns	
Read-write cycle time	t_{RWC}	210		250		ns	(Note 6)
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t_{RWD}	105		130		ns	(Note 14)
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		25		ns	
Rise and fall transition time	t_{T}	3	50	3	50	ns	(Note 4)
Write command hold time	t_{WCH}	15		20		ns	(Note 12)
Write command setup time	t_{WCS}	0		0		ns	(Note 14)
$\overline{\text{WE}}$ hold time	t_{WHR}	15		20		ns	

AC Characteristics (cont)

Parameter	Symbol	-80		-10		Unit	Test Conditions
		Min	Max	Min	Max		
Write command pulse width	t _{WP}	15		20		ns	(Note 12)
WE setup time	t _{WSR}	10		10		ns	

Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 μs is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved. At the end of the initial power-up sequence, it is recommended that either a RAS-only or CAS before RAS refresh cycle be executed while WE ≥ V_{IH} to ensure normal operation.
- (3) Ac measurements assume τ_T = 5 ns.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- (5) I_{CC1}, I_{CC3}, I_{CC4}, and I_{CC5} depend on output loading and cycle rates. Specified values are obtained with the output open. I_{CC3} is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T_A = 0 to +70 °C) is assured.
- (7) Load = 2 TTL (-1 mA, +4 mA) loads and 100 pF (V_{OH} = 2.0 V and V_{OL} = 0.8 V).
- (8) If t_{RCD} ≤ t_{RCS} (max) and t_{RAD} ≤ t_{RAD} (max) access time is defined by t_{RAC} (max). If t_{RCD} ≥ t_{RCD} (max) access time is defined by t_{CAC} (max) and if t_{RAD} ≥ t_{RAD} (max) access time is defined by t_{AA} (max).
- (9) t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs become open-circuit and are not referenced to V_{OH} or V_{OL}.
- (10) The t_{CRP} requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (11) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (12) Parameter t_{WP} is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write cycles, both t_{WCS} and t_{WCH} must be met.
- (13) These parameters are referenced to the falling edge of CAS for early write cycles and to the falling edge of WE for delayed write or read-modify-write cycles.
- (14) t_{WCS}, t_{RWD}, t_{CWD}, and t_{AWD} are restrictive operating parameters in read-write/read-modify-write cycles only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the I/O pins will remain open-circuit throughout the entire cycle. If t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), and t_{AWD} ≥ t_{AWD} (min), then the cycle

is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until CAS returns to V_{IH}) is indeterminate.

- (15) A test mode may be initiated by executing a CAS before RAS refresh cycle with WE held at V_{IL}. This mode also may inadvertently be initiated during power-up because external control of the signal lines is very difficult during this period. It is therefore recommended that while WE is held at V_{IH}, either a RAS-only or CAS before RAS refresh cycle should be executed at any time after the end of the initial power-up sequence to ensure normal device operation.
- (16) When t_{CSF} ≤ 35 ms, I_{CC5} depends on the RAS clock; I_{CC5} (typ) = 1.5 mA. When t_{CSF} ≥ 35 ms, I_{CC5} (typ) = 1.5 mA in the first 35 ms after a self-refresh set cycle is applied (depending on the status of RAS). Subsequently, I_{CC5} is 120 μA or as shown in the following table for the -L version.

Operating Temperature (T _A)	Clock Frequency (min)	Self-Refresh Current (max)
0 to 50°C	32 kHz	30 μA at 32 kHz
0 to 60°C	64 kHz	60 μA at 64 kHz
0 to 70°C	128 kHz	120 μA at 128 kHz

- (17) t_{RCF} depends on operating temperature as reflected in the table below:

Operating Temperature (T _A)	t _{RCF} (max)
0 to 50°C	32 μs
0 to 60°C	16 μs
0 to 70°C	8 μs

- (18) Average power supply current required for self-refreshing is measured according to the following conditions: RAS is cycling at 32, 64 or 128 kHz; CAS ≤ 0.2 V; WE ≥ V_{CC} - 0.2 V; V_{IH} > V_{CC} - 0.2 V; V_{IL} < 0.2 V; τ_T ≤ 50 ns; A₀ - A₉ and I/O = V_{CC} to GND. During self-refresh operation, the RAS input must be cycled at or exceeding the minimum frequency requirements.

Self-Refresh Cycle

$T_A = 0 \text{ to } +70^\circ\text{C}$; $V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Max	Unit	Test Conditions
CAS pulse width in self-refresh operation	t_{CSF}	360		ns	(Note 1)
RAS cycle time in self-refresh operation	t_{RCF}	360	(Note 2)	ns	
RAS precharge time in self-refresh operation	t_{RPF}	200		ns	
RAS pulse width in self-refresh operation	t_{RSF}	150	1000	ns	
CAS to RAS precharge time from self-refresh operation to normal read/write operation	t_{CRP2}	200		ns	
CAS setup time for self-refresh operation	t_{CSR2}	10		ns	
CAS to RAS precharge time $\overline{\text{CAS}}$ before RAS refresh operation	t_{CRP3}	40		ns	
CAS precharge time in $\overline{\text{CAS}}$ before RAS refresh operation	t_{CPC}	20		ns	
CAS to RAS precharge time from self-refresh operation to normal read/write operation	t_{RPC2}	100		ns	

Notes:

- (1) When $t_{CSF} \leq 35 \text{ ms}$, I_{CC5} depends on the $\overline{\text{RAS}}$ clock; $I_{CC5} (\text{typ}) = 1.5 \text{ mA}$. When $t_{CSF} \geq 35 \text{ ms}$, $I_{CC5} (\text{typ}) = 1.5 \text{ mA}$ in the first 35 ms after a self-refresh set cycle is applied (depending on the status of RAS). Subsequently, I_{CC5} is $120 \mu\text{A}$ or as shown in the following table for the -L version.

Operating Temperature (T_A)	Clock Frequency (min)	Self-Refresh Current (max)
0 to 50°C	32 kHz	$30 \mu\text{A}$ at 32 kHz
0 to 60°C	64 kHz	$60 \mu\text{A}$ at 64 kHz
0 to 70°C	128 kHz	$120 \mu\text{A}$ at 128 kHz


- (2) The value for $t_{RCF} (\text{min})$ is specified in AC Characteristics. The value for $t_{RCF} (\text{max})$ is dependent upon temperature as shown in the table below:

Operating Temperature (T_A)	$t_{RCF} (\text{max})$
0 to 50°C	$32 \mu\text{s}$
0 to 60°C	$16 \mu\text{s}$
0 to 70°C	$8 \mu\text{s}$

- (3) When exiting self-refresh to a period of read and write operation that includes $\overline{\text{CAS}}$ before RAS refresh cycles, t_{RCR} is delayed between the last self-refresh cycle pulse and the first CAS before RAS cycle. When entering self-refresh operation, t_{RCF} is the delay between the last CAS before RAS cycle and the first self-refresh pulse.
- (4) In this period of normal read/write operation, there are no $\overline{\text{CAS}}$ before RAS refresh cycles or less than 1024 RAS-only refresh cycles.
- (5) The time delay between the last self-refresh pulse in one self-refresh cycle and the first self-refresh pulse in the next cycle is defined by $t_{RCF} (\text{max})$ when the intervening period of read and write operation meets the conditions in note 3.
- (6) The built-in counter generates the refresh address in self-refresh and $\overline{\text{CAS}}$ before RAS refresh cycles. Since this address increments sequentially from the last cycle in either self-refresh or CAS before RAS operation to the first cycle in the alternate refresh mode, CAS before RAS refreshing should be used during normal read and write operation to refresh one address location every 32 μs or less. If some other means of refreshing is used, it is necessary to execute a burst refresh of all storage cells just before changing to and just after exiting self-refresh operation.


Timing Waveforms

Read Cycle




Timing Waveforms (cont)

Early Write Cycle




Timing Waveforms (cont)

Late Write Cycle



Timing Waveforms (cont)


Read-Write/Read-Modify-Write Cycle



18I


Timing Waveforms (cont)

Fast-Page Early Write Cycle




Timing Waveforms (cont)

Fast-Page Late Write Cycle




Fast-Page Read-Write/Read-Modify-Write Cycle




Timing Waveforms (cont)

Hidden Refresh Cycle




Timing Waveforms (cont)

RAS-Only Refresh Cycle




181

CAS Before RAS Refresh Cycle




Timing Waveforms (cont)

Self-Refresh Cycle Followed by Read/Write Cycle




Self-Refresh Cycle with \overline{RAS} Cycling




Timing Waveforms (cont)

CAS Before RAS Followed by Self-Refresh Cycle



18I

Self-Refresh Set Cycle



Timing Waveforms (cont)

Self-Refresh Set Cycle

