

Description

The µPD42644 is a fast-page, low-power dynamic RAM organized as 1,048,576 words by 4 bits and designed to operate from a single +5-volt power supply. Advanced polycide technology minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

The three-state I/O pins are controlled by $\overline{\text{CAS}}$ independent of $\overline{\text{RAS}}$. After a valid read or read-modify-write cycle, data is held on the outputs by maintaining $\overline{\text{CAS}}$ low. Data outputs return to high impedance when $\overline{\text{CAS}}$ goes high. Fast-page read and write cycles can be executed by cycling $\overline{\text{CAS}}$.

Refreshing may be accomplished by means of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle that internally generates the refresh address. Refreshing may also be accomplished by means of $\overline{\text{RAS}}$ -only refresh cycles or by normal read or write cycles on the 1,024 address combinations of A₀ - A₉ during a 16-ms refresh period.


A low-power self-refresh cycle allows the μ PD42644 to retain data for extended periods of time with very low power consuption (30 μ A at 50°C). This feature allows the μ PD42644 to be used in battery backup applications with greater savings in power consumption.

Features


- □ 1,048,576 by 4-bit organization
- □ Single +5-volt power supply
- Fast-page option
- Low power dissipation
 - -90 mA active
 - 1.0 mA standby (CMSO interface)
 - $-30 \,\mu\text{A} \text{ self-refresh (t}_{RCF} = 32 \,\mu\text{s}, T_A = 50^{\circ}\text{C})$
- CAS before RAS refreshing
- Multiplexed address inputs
- On-chip substrate bias generator
- TTL-compatible inputs and outputs
- Automatic self-refreshing by RAS input cycling
- Nonlatched, three-state outputs
- Low input capacitance
- □ 1024 refresh cycles every 16 ms
- 26/20-pin plastic SOJ (300 mil), 20-pin plastic ZIP, and 26/20-pin plastic TSOP packaging

Pin Configurations

26/20-Pin Plastic SOJ



26/20-Pin Plastic TSOP (Normal Pinouts)




60231



Pin Configurations (cont)

26/20-Pin Plastic TSOP (Reverse Pinouts)



Pin Identification

Name	Function						
A ₀ - A ₉	Address inputs						
1/01 - 1/04	Data inputs and outputs						
CAS	Column address strobe						
ŌĒ	Output enable						
RAS	Row address strobe						
WE	Write enable						
GND	Ground						
Vcc	+5-volt power supply						

Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, TOPR	0 to +70°C
Storage temperature, T _{STG}	-55 to +125°C
Short-circuit output current, I _{OS}	50 mA
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	
Input voltage, high	V _{IH}	2.4		V _{CC} + 1.0	٧	
Input voltage, low	V _{IL}	-1.0		0.8	٧	
Supply voltage	Vcc	4.5	5.0	5.5	٧	
Ambient temperature	T _A	0		70	°C	

Capacitance

 $T_A = 25^{\circ}C$; f = 1 MHz

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	C _{I1}	5	pF	Addresses
	C _{l2}	8	рF	RAS, CÁS, WE, ÖE
Input/output capacitance	Со	7	pF	1/01 - 1/04


DC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V } \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions			
Standby current I _C	lcc2	***		2.0	mA	RAS = CAS ≥ V _{IH} (min); I _O = 0 mA			
Standay surrom				1.0	mA	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ and } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ And } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ And } \overline{WE} \ge V_{CC} - 0.2 \text{ V}; A_0 - A_9, I/O \text{ And } \overline{WE} $			
Input leakage current	l _{l(L)}	-10		10	μΑ	$V_{IN} = 0 \text{ V to V}_{CC}$; all other pins not under test = 0 V			
Output leakage current	lo(L)	-10		10	μΑ	D _{OUT} disabled; V _{OUT} = 0 V to V _{CC}			
Output voltage, low	V _{OL}			0.4	V	I _{OL} = 4.2 mA			
Output voltage, high	Voн	2.4			٧	I _{OH} = -5 mA			



Block Diagram





Ordering Information

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Power Option	Package
μPD42644LA-80L	80 ns	160 ns	50 ns	Standard	26/20-pin plastic SOJ (300 mil)
μPD42644GS-80L	80 ns	160 ns	50 ns	Standard	26/20-pin plastic TSOP (normal pinouts)
μPD42644GSM-80L	80 ns	160 ns	50 ns	Standard	26/20-pin plastic TSOP (reverse pinouts)

AC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V } \pm 10\%$

		-	80	-	10		
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Operating current, average	lcc1		90	• •	80	mA	\overline{RAS} and \overline{CAS} cycling; $t_{RC} = t_{RC}$ min; $t_{O} = 0$ mA (Note 5)
Operating current, RAS-only refresh cycle, average	Іссз		90		80	mA	RAS cycling; CAS ≥ V _{IH} ; t _{RC} = t _{RC} min; l _O = 0 mA (Note 5)
Operating current, CAS before	ICC4		90		80	mA	\overline{RAS} cycling; \overline{CAS} before \overline{RAS} ; $t_{RC} = t_{RC}$ min; $t_{O} = 0$ mA (Note 5)
Operating current, self-refresh	l _{CC5}		30		30	μA	RAS cycling at 32 kHz (Notes 16, 17, 18)
mode, average			60		60	μA	RAS cycling at 64 kHz (Notes 16, 17, 18)
			120		120	μА	RAS cycling at 128 kHz (Notes 16, 17, 18)
Operating current, fast-page cycle, average	lcc6		90		60	mA	$\overline{RAS} \le V_{IL}$; \overline{CAS} cycling; $t_{PC} = t_{PC}$ min; $t_{O} = 0$ mA (Note 5)
Access time from column address	t _{AA}		40		50	ns	(Notes 3, 4, 7, 8)
Access time from CAS precharge (rising edge)	tACP		45		55	ns	(Notes 3, 4, 7, 8)
Column address setup time	tasc	0		0		ns	
Row address setup time	t _{ASR}	0		0		ns	
Column address to WE delay time	^t AWD	65		80		ns	(Note 14)
Access time from CAS (falling edge)	† _{CAC}		20		25	ns	(Notes 3, 4, 7, 8)
Column address hold time	^t CAH	15		20		ns	
CAS pulse width	tCAS	20	10,000	25	10,000	ns	
CAS hold time for CAS before	tCHR	15		20		ns	
CAS to output in low impedance	tcLZ	0		0		ns	(Notes 4, 7)
CAS precharge time, fast-page cycle	t _{CP}	10		15		ns	
CAS precharge time, nonpage cycle	topn	10		10		ns	
CAS to RAS precharge time	t _{CRP1}	10		10		ns	(Note 10)
CAS hold time	tcsH	80		100		ns	
CAS setup time for CAS before RAS refresh cycle	tosa	10		10		ns	
CAS to WE delay	tcwp	45		55		กร	(Note 14)



AC Characteristics (cont)

		-80		•	-10		
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Write command to CAS lead time	tcwL	15		20		ns	
Data-in hold time	t _{DH}	15	V	20		ns	(Note 13)
Data-in setup time	t _{DS}	0		0	-	ns	(Note 13)
Access time from OE	t _{OEA}	• • • • • • • • • • • • • • • • • • • •	20		25	ns	(Notes 3, 4, 7, 8)
OE delay data time	t _{OED}	20		25		ns	
OE command hold time	^t OEH	0		0		ns	
OE to inactive setup time	toes	0		0		ns	
Output turnoff delay from OE	t _{OEZ}	0	20	0	25	ns	(Note 9)
Output buffer turnoff delay	toff	0	20	0	25	ns	(Note 9)
OE to output in low-Z	tolz	0		0		ns	(Notes 6, 7)
Fast-page cycle time	tPC	50		60		ns	(Note 6)
Fast-page read-modify-write cycle time	^t PRWC	100	·····	120		ns	(Note 6)
Access time from RAS	tRAC		80		100	ns	(Notes 3, 4, 7, 8)
RAS to column address delay time	tRAD	17	40	17	50	ns	(Note 8)
Row address hold time	t _{RAH}	12		12		ns	
Column address lead time referenced to RAS (rising edge)	tRAL	40		50		ns	
RAS pulse width	tRAS	80	10,000	100	10,000	ns	
RAS pulse width, fast-page cycle	tRASP	80	125,000	100	125,000	ns	
Random read or write cycle time	t _{RC}	160		190		ns	(Note 6)
RAS to CAS delay time	[†] RCD	25	60	25	70	ns	(Note 8)
Read command hold time referenced to CAS	tRCH	0		0		ns	(Note 11)
Read command setup time	tRCS	0		0		ns	
Refresh period	t _{REF}		32		16	ms	Addresses A ₀ - A ₉
RAS precharge time	t _{RP}	70		80		ns	
RAS precharge CAS hold time	tRPC	10		10		ns	
Read command hold time referenced to RAS	tRRH	10		10		ns	(Note 11)
RAS hold time	^t RSH	20		25		ns	
Read-write cycle time	tRWC	210		250		ns	(Note 6)
RAS to WE delay	tRWD	105		130		ns	(Note 14)
Write command to RAS lead time	t _{RWL}	20		25		ns	
Rise and fall transition time	t _T	3	50	3	50	ns	(Note 4)
Write command hold time	twch	15		20		ns	(Note 12)
Write command setup time	twcs	0		0		ns	(Note 14)
WE hold time	twhr	15		20		ns	



AC Characteristics (cont)

		-80		-10			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Write command pulse width	t _{WP}	15		20		ns	(Note 12)
WE setup time	twsn	10		10		ns	

Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 µs is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved. At the end of the initial power-up sequence, it is recommended that either a PAS-only or CAS before RAS refresh cycle be executed while WE ≥ V_{IH} to ensure normal operation.
- (3) Ac measurements assume t_T = 5 ns.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- (5) I_{CC1}, I_{CC3}, I_{CC4}, and I_{CC5} depend on output loading and cycle rates. Specified values are obtained with the output open. I_{CC3} is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T_A= 0 to +70 °C) is assured.
- (7) Load = 2 TTL (-1 mA, +4 mA) loads and 100 pF (V_{OH} = 2.0 V and V_{OL} = 0.8 V).
- (8) If t_{RCD} ≤ t_{RCS} (max) and t_{RAD} ≤ t_{RAD} (max) access time is defined by t_{RAC} (max). If t_{RCD} ≥ t_{RCD} (max) access time is defined by t_{CAC} (max) and if t_{RAD} ≥ t_{RAD} (max) access time is defined by t_{RA} (max).
- (9) t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs become open-circuit and are not referenced to V_{OH} or V_{OL} .
- (10) The t_{CRP} requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (11) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (12) Parameter twp is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write cycles, both twcs and twcH must be met.
- (13) These parameters are referenced to the falling edge of CAS for early write cycles and to the falling edge of WE for delayed write or read-modify-write cycles.
- (14) t_{WCS}, t_{RWD}, t_{CWD}, and t_{AWD} are restrictive operating parameters in read-write/read-modify-write cycles only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the I/O pins will remain open-circuit throughout the entire cycle. If t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), and t_{AWD} ≥ t_{AWD} (min), then the cycle

- is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is $\frac{met}{CAS}$ returns to $V_{[H]}$ is indeterminate.
- (15) A test mode may be initiated by executing a CAS before FAS refresh cycle with WE held at V_{IL}. This mode also may inadvertantly be initiated during power-up because external control of the signal lines is very difficult during this period. It is therefore recommended that while WE is held at V_{IH}, either a FAS-only or CAS before RAS refresh cycle should be executed at any time after the end of the initial power-up sequence to ensure normal device operation.
- (16) When t_{OSF} ≤ 35 ms, I_{CC5} depends on the RAS clock; I_{CC5} (typ) = 1.5 mA. When t_{CSF} ≥ 35 ms, I_{CC5} (typ) = 1.5 mA in the first 35 ms after a self-refresh set cycle is applied (depending on the status of RAS). Subsequently, I_{CC5} is 120 μA or as shown in the following table for the -L version.

Operating Temperature (T _A)	Clock Frequency (min)	Self-Refresh Cürrent (max)
0 to 50°C	32 kHz	30 μA at 32 kHz
0 to 60°C	64 kHz	60 μA at 64 kHz
0 to 70°C	128 kHz	120 μA at 128 kHz

(17) t_{RCF} depends on operating temperature as reflected in the table below:

Operating Temperature (T _A)	t _{RCF} (max)
0 to 50°C	32 µs
0 to 60°C	16 <i>µ</i> s
0 to 70°C	8 µs

(18) Average power supply current required for self-refreshing is measured according to the following conditions: RAS is cycling at 32, 64 or 128 kHz; CAS ≤ 0.2 V; WE ≥ V_{CC}-0.2 V; V_{IH} > V_{CC}-0.2 V; V_{IL} < 0.2 V; T_I ≤ 50 ns; A_Ω-A₉ and I/O = V_{CC} to GND. During self-refresh operation, the RAS input must be cycled at or exceeding the minimum frequency requirements.



Self-Refresh Cycle

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V } \pm 10\%$

Parameter	Symbol	Min	Max	Unit	Test Conditions
CAS pulse width in self-refresh operation	t _{CSF}	360		ns	(Note 1)
RAS cycle time in self-refresh operation	tRCF	360	(Note 2)	ns	
RAS precharge time in self-refresh operation	t _{RPF}	200		ns	
RAS pulse width in self-refresh operation	t _{RSF}	150	1000	ns	······
CAS to RAS precharge time from self-refresh operation to normal read/write operation	tCRP2	200		ns	
CAS setup time for self-refresh operation	t _{CSR2}	10		ns	
CAS to RAS precharge time CAS before RAS refresh operation	^t CRP3	40		ns	
CAS precharge time in CAS before RAS refresh operation	topo	20	······································	ns	
CAS to RAS precharge time from self-refresh operation to normal read/write operation	t _{RPC2}	100		ns	

Notes:

(1) When t_{CSF} ≤ 35 ms, I_{CC5} depends on the RAS clock; I_{CC5} (typ) = 1.5 mA. When t_{CSF} ≥ 35 ms, I_{CC5} (typ) = 1.5 mA in the first 35 ms after a self-refresh set cycle is applied (depending on the status of RAS). Subsequently, I_{CC5} is 120 μA or as shown in the following table for the –L version.

Operating Temperature (T _A)	Clock Frequency (min)	Self-Refresh Current (max)
0 to 50°C	32 kHz	30 μA at 32 kHz
0 to 60°C	64 kHz	60 μA at 64 kHz
0 to 70°C	128 kHz	120 µA at 128 kHz

(2) The value for t_{RCF} (min) is specified in AC Characteristics. The value for t_{RCF} (max) is dependent upon temperature as shown in the table below:


Operating Temperature (T _A)	t _{RCF} (max)
0 to 50°C	32 µs
0 to 60°C	16 µs
0 to 70°C	8 μs

- (3) When exiting self-refresh to a period of read and write operation that includes CAS before RAS refresh cycles, t_{RCR} is delayed between the last self-refresh cycle pulse and the first CAS before RAS cycle. When entering self-refresh operation, t_{RCF} is the delay between the last CAS before RAS cycle and the first self-refresh pulse.
- (4) In this period of normal read/write operation, there are no CAS before RAS refresh cycles or less than 1024 RAS-only refresh cycles.
- (5) The time delay beetween the last self-refresh pulse in one self-refresh cycle and the first self-refresh pulse in the next cycle is defined by t_{RCF} (max) when the intervening period of read and write operation meets the conditions in note 3.
- (6) The <u>bulit</u>-in counter generates the refresh address in self-refresh and CAS before RAS refresh cycles. Since this address increments sequentially from the last cycle in either self-refresh or CAS before RAS operation to the first cycle in the alternate refresh mode, CAS before RAS refreshing should be used during normal read and write operation to refresh one address location every 32 μs or less. If some other means of refreshing is used, it is necessary to execute a burst refresh of all storage cells just before changing to and just after exiting self-refresh operation.




Timing Waveforms

Read Cycle






Early Write Cycle






Late Write Cycle






Read-Write/Read-Modify-Write Cycle






Fast-Page Read Cycle






Fast-Page Early Write Cycle






Fast-Page Late Write Cycle






Fast-Page Read-Write/Read-Modify-Write Cycle






Hidden Refresh Cycle






RAS-Only Refresh Cycle




CAS Before RAS Refresh Cycle






Self-Refresh Cycle Followed by Read/WriteCycle




Self-Refresh Cycle with RAS Cycling






CAS Before RAS Followed by Self-Refresh Cycle



Self-Refresh Set Cycle





Self-Refresh Set Cycle

