

Preliminary

Description

The μ PD77522 is a single-chip coder and decoder (codec) for 32-kb/s adaptive differential pulse-code modulation (ADPCM). The ADPCM technique conforms to the 1988 CCITT Recommendation G.721.

The serial data input to the coder and serial data output from the decoder can directly interface a PCM codec. The μ PD77522 is ideal for application to digital cordless telephone systems in which the data rate of the PCM signal must be reduced.

Features


- 32-kb/s ADPCM codec conforms to CCITT Recommendation G.721
 - Processes high-quality modem signals up to 4800 b/s
 - Recovers from an error in the telecommunication circuit
 - Free from sound quality degradation in multistage digital connections
- □ Built-in digital signal processor (DSP)
- Simultaneous coding and decoding
- Pin-selectable PCM format: μ-law, A-law, or 16-bit linear
- Selectable coder and decoder muting
- □ Direct interface with µ-law or A-law PCM codec
- Low operating power
 - 28 mA max at 5 V
 - 20 mA max at 2.7 V
- □ Power-down mode
 - 100 μ A max at 5 V
 - 70 μ A max at 2.7 V

Ordering Information

Part No.	Package
μPD77522GU	28-pin plastic SOP (450 mil)

Pin Configuration

28-Pin Plastic SOP (450 mil)





D:	1-1		: :	.:
PIN	lder	ITIT	ıcaı	IION.

Symbol	I/O	Function
CLK	ln	System clock, 10 to 14 MHz
FSEL0	ln	Format select 0
FSEL1	ln	Format select 1
MUTEC	ln	Coder mute control
MUTED	ln	Decoder mute control
PDN	ln	Power-down control
RCLKC	ln	PCM data clock to coder
RCLKD	ln	ADPCM data clock to decoder
RSTC	In	Coder reset
RSTD	ln	Decoder reset
RSYNCC	In	Frame sync for coder PCM input
RSYNCD	ln	Frame sync for decoder ADPCM input
SIC	ln	PCM serial data input to coder
SID	ln	ADPCM serial data input to decoder
soc	Out	ADPCM serial data output from coder
SOD	Out	PCM serial data output from decoder
TEST0	ln	Factory test; connect to ground for normal use
TEST1-TEST4	1/0	Factory test; connect to ground for normal use

Pin Identification (cont)

I/O	Function				
ln	Data input/output timing select				
ln '	Transmit (output) data clock to coder				
ln	Transmit (output) data clock to decoder				
ln	Frame sync for coder ADPCM output				
in	Frame sync for decoder PCM output				
ln	+5-volt dc power				
ln	Signal and power ground				
	in in tn in in				

FUNCTIONAL OPERATION

The block diagram shows serial data signal flow through the μ PD77522, PCM-to-ADPCM on the coder side and ADPCM-to-PCM on the decoder side. Note that signal names are suffixed with C or D to denote the coder or decoder side, respectively.

Figure 1 shows the equivalent circuits at input and output pins.

Block Diagram







Figure 1. Input and Output Circuits



Power-Up

Following the application of power, the μ PD77522 enters the standby state within 250 μ s after system clock (CLK) input. In this state, PCM or ADPCM signals may be input. See figure 2.

Low inputs at RSTC and RSTD reset the coder and decoder, enabling operation. Reset timing is the same as the timing in figure 2 to fetch the least significant bit (LSB) of the SIC and SID input data. The state of the SOC and SOD output pins at reset is high impedance or low level.

Power-Down

Two clock cycles after a low level is applied to the \overrightarrow{PDN} pin, the $\mu PD77522$ enters the power-down mode. The low level must be maintained for at least four clock cycles. See figure 3.

In power-down mode, the SIC and SOD output pins are in the high-impedance state.

Two clock cycles after a high level is applied to the \overline{PDN} pin, the $\mu PD77522$ is released from the power-down mode. Before restarting the $\mu PD77522$, reset the coder and decoder by low inputs at the \overline{RSTC} and \overline{RSTD} pins.

Data Signal Interface

PCM and ADPCM data signals are input or output serially (MSB first) in synchronization with the frame sync and data clock signals listed in table 1. Frame sync is 8 kHz and the data clock is in the 64 kHz to 2.048 MHz range.

Table 1. PCM and ADPCM Interfaces

Interface	Frame Sync	Data Clock	Data	
PCM input to coder	RSYNCC	RCLKC	SIC	
ADPCM output from coder	XSYNCC	XCLKC	soc	
ADPCM input to decoder	RSYNCD	RCLKD	SID	
PCM output from decoder	XSYNCD	XCLKD	SOD	

Data Signal Timing

The first data bit of a frame may begin with the rising or falling edge of frame sync depending on the type of PCM codec the μ PD77522 interfaces. The selection is made by connecting the TSEL pin to +5V (1) or ground (0) as shown in figure 4.

PCM Codec	TSEL Pin
μPD95xx Series	1
μPD96xx Series	0

Coder Operation

When frame sync RSYNCC goes high, input data from the PCM codec at the SIC pin is stored in an internal register in synchronization with the trailing edge of data clock RCLKC. The data may be 8-bit companded or 16-bit linear.

The coder converts the PCM input data to 4-bit ADPCM output data and stores it in an internal register. When frame sync XSYNCC goes high, the ADPCM data is output at the SOC pin in synchronization with the leading edge of data clock XCLKC. The SOC pin returns to high impedance when the data output is complete.

Decoder Operation

When frame sync RSYNCD goes high, 4-bit ADPCM input data at the SID pin is stored in an internal register in synchronization with the trailing edge of data clock RCLKD.

The decoder converts the ADPCM input data to PCM data, 8-bit companded or 16-bit linear. When frame sync XSYNCD goes high, the PCM data is output at the SOD pin in synchronization with the leading edge of data clock XCLKD. The SOD pin returns to high impedance when the data output is complete.

4e-3












Figure 3. Power-Down Timing









Input-to-Output Delay

Input data to the coder or decoder is latched on the trailing edge of the receive data clock and output on the leading edge of the transmit data clock. If the clocks are synchronized, there will be a one-half clock cycle delay between data input and output.

I/O Data Format

The I/O data format at the PCM interface is coordinated with the companding characteristic of the PCM codec by connecting pins FSEL0 and FSEL1 to \pm 5 V (1) and GND (0) as shown below.

FSEL0	FSEL1	I/O Data Format
1	1	A-law with even-bit inverter
1	0	A-law
0	1	μ-law
0	0	16-bit linear

Muting

Pins MUTEC and MUTED control muting of the PCM signal at the coder input and decoder output, respectively. A low level at the pin cuts off the signal within 1 ms; a high level inhibits muting.

Internal Timing

Encoding or decoding (analysis processing) starts on completion of serial data input. Processed data is immediately transferred to the intermediate register. Simultaneously, the previously processed data sample is transferred to the output register. See figure 5.

The output register contents exit serially in synchronization with the rising edge of the output SYNC signal if SYNC leads SCK, or the rising edge of serial clock SCK if SCK leads SYNC.

SYSTEM CONFIGURATION

Figure 6 is an example of a basic system with serial interfaces. The system uses the μ PD9604/ μ PD9605 as a PCM codec and the μ PD78C14 as a control CPU.











Figure 6. System Configuration



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

$T_A = +25^{\circ}C$	•
Power supply voltage, V _{DD}	- 0.5 to + 7.0 V
Input voltage, V _I	- 0.5 to V _{DD} + 0.5 V
Open drain output voltage, V _O	- 0.5 to + 8.0 V
Operating temperature, T _{OPT}	- 40 to +85°C
Storage temperature, T _{STG}	- 65 to + 150°C

Capacitance

 $T_{\Delta} = +25^{\circ}C$

Parameter	Symbol	Min	Max	Unit
Input capacitance	CIN		10	pF
Output capacitance	C _{OUT}		15	pF
I/O capacitance	CI/O		20	pF

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Operating voltage	V _{DD1}	2.7		5.5	٧	f _{CLK} = 10 to 11 MHz
	V _{DD2}	4.0		5.5	٧	f _{CLK} = 10 to 14 MHz
Low-level input voltage	V _{IL}			0.3 V _{DD}	٧	V _{DD} = 2.7 to 5.5 V
High-level input voltage	V _{IH}	0.7 V _{DD}			V	V _{DD} = 2.7 to 5.5 V



DC Characteristics

 $T_A = -40 \text{ to } + 85^{\circ}\text{C}; f_{CLK} = 11 \text{ MHz}; V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Current consumption	I _{DD1}		20	28	mA	t _{WC} = 91 ns, V _{DD} = 5.0 V
			15	20	mA	$t_{WC} = 91 \text{ ns, V}_{DD} = 2.7 \text{ V}$
Current consumption in power down mode	I _{DD2}			100	μΑ	V _{DD} = 5.0 V
				70	μΑ	V _{DD} = 2.7 V
Low-level output voltage	VoL			0.45	٧	I _{OL} = 2 mA
High-level output voltage	V _{OH}	V _{DD} -0.3			٧	I _{OH} = -20 μA
Low-level input leakage current	I _{IL}			10	μΑ	V _{IL} = 0 V
High-level input leakage current	l _I IH			-10	μΑ	$V_{IH} = V_{DD}$

AC Characteristics

 $T_A = -40 \text{ to } + 85^{\circ}\text{C}; V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
CLK cycle time	twc	91		100	ns	V _{DD} = 2.7 to -5.5 V
		72		100	ns	$V_{DD} = 4.0 \text{ to } -5.5 \text{ V}$
CLK low pulse width	twcL	40		50	ns	See timing charts
CLK high pulse width	twcH	40		50	ns	
CLK rise time	^t CLH			10	ns	
CLK fall time	t _{CHL}			10	ns	
Transmit clock frequency	†xclk			2048	kHz	
Receive clock frequency	tRCLK			2048	kHz	
Transmit sync signal frequency	txsync		8		kHz	
Receive sync signal frequency	t _{RSYNC}		8		kHz	
Transmit sync signal low pulse width	twxsL	1			XCLK	Measured at 1/2 V _{DD}
Transmit sync signal high pulse width	twxsH	1			XCLK	_
Transmit sync signal low pulse width	twrst.	1			RCLK	
Receive sync signal high pulse width	twash	1			RCLK	
Transmit sync signal set time	tsxs	140			ns	Measured at 1/2 V _{DD} (vs XCLK
Transmit sync signal hold time	t _{HXS}	8			ns	
Receive sync signal set time	tsas	140			ns	Measured at 1/2 V _{DD} (vs RCLK
Receive sync signal hold time	tHRS	8			пѕ	
SI, RST, MUTE set time	tsp.	40			ns	_
SI, RST, MUTE hold time	tHD	8			ns	
Serial mode; SO delay time vs XSYNC †	t _{PDS}			90	ns	$R_L = 1000 \Omega; C_L = 100 pF$
SO delay time vs XCLK †	tPDC			130	ns	

Note: The voltage at the measurement point is 1/2 V_{DD}.



Timing Waveforms

