



MSM88-10/12/15


Issue 3.1: October 1989


inc. 8, 192 x 8 CMOS High Speed Static RAM Features

Access Times of 100/120/150 ns
JEDEC Standard 28 pin DIL/32 pad LCC,JLCC
28 pin VIL™ Package Available.
Low Power Standby 5mW (typ.)
10µW (typ.)-L Version

Completely Static Operation
Battery Back-up Capability
Common Data Inputs & Outputs
May be Processed to MIL-STD-883C (suffix MB)

Biock Diagram





Pin Count	Description	Package Type	Material	Pin Out
28	0.6" Dual-in-Line (DIP)	S	Ceramic	JEDEC
28	0.1" Vertical-in-Llne (VIL™)	V	Ceramic	JEDEC
32	Leadless Chip Carrier (LCC)	W	Ceramic	JEDEC
32	'J' Leaded Chip Cariier (JLCC)	J	Ceramic	JEDEC

Absolute Maximum Ratings (1)

-0.5V to +7 V Voltage on any pin relative to V_{ss} (2) 2 W **Power Dissipation** -65 to +150 °C Storage Temperature

- Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and func tional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
 - (2) Pulse Width:-1 v for 50ns.

Recommended Operating Conditions

		min	typ	max	
Supply Voltage	V_{cc}	4.5	5.0	5.5	V
Input High Voltage	V _{iH}	2.2	-	6.0	V
Input Low Voltage	V _{it.}	-0.5	-	8.0	V
Operating Temperature	T _A	0	-	70	•C
, , ,	T	-40	-	85	°C (88I)
	TAN	-55	-	125	°C (88M,MB)

DC Electrical Characteristics

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	i _u	V _{IN} =Gnd to V _{CC}	-	-	2.0	μΑ
Output Leakage Current	ⁱ LO	$\overline{CS1}$ =V _{IIH} or $\overline{CS2}$ =V _{IL} or \overline{OE} =V _{IH} , or \overline{WE} =V _{IL} , V _{I/O} =GND to V _{CC}	-	-	2.0	μА
Operating Supply Current	l _{cc}	CS1=V _{1L} ,CS2=V _{IIH} ,I _{VO} =0mA,	-	4	80	mA
Average Supply Current	l _{cc1}	Min. Cycle,duty=100%, I _{1/0} =0mA	-	60	110	mA
Standby Supply Current	I _{SB}	CS1=V _{IH} ,or CS2=V _{IL}	-	1	3	mA
-L Pa		CS1,CS2≥V _{cc} -0.2V,or CS2≤0.2V, I/P's<0.2V or V _{cc} -0.2V	-	2	100	μA
-L Pa	ırt I _{SB2} .	CS2≤0.2V	-	2	100	μΑ
Output Voltage	V _{oL}	i _{oL} =2.1mA	-	-	0.4	V
	V _{OH}	он=-1.0mA	2.4	-	-	V

Typical values are at V_{cc}=5.0V,T_A=25°C and specified loading *V, min.=-0.3V

A	$(V_{\infty}=5V\pm10\%,T_{A}=25\%)$	
Canacitance	(V=5V+1U%, L.=25°C)	
Oup a o i a i i o o	/ , CC	

Parameter	Symbol	Test Condition	typ	max	Unit
Input Capacitance:	CIN	V _{IN} =0V	-	6	рF
I/O Capacitance:	C _{wo}	V _{v0} =0∨	-	8	рF

This parameter is sampled and not 100% tested. Note:

AC Test Conditions


- * input pulse levels: 0.6V to 2.4V
- * Input rise and fall times: 10ns
- * Input and Output timing reference levels: 1.5V
- * Output load: 1 TTL gate + 100pF (including scope & jig)
- * V_{cc}=5V±10%

Electrical Characteristics & Recommended AC Operating Conditions

Read Cycle

			-10	-	12	- 7	15	
Parameter	Symbol	min	max	min	max	min	max	Unit
Read Cycle Time	t _{RC}	100	-	120	_	150	_	ns
Address Access Time	t	-	100	-	120	-	150	ns
Chip Selection to Output (CS1)	t _{co1}	-	100	-	120	-	150	ns
Chip Selection to Output (CS2)	tco2	-	100	-	120	-	150	ns
Output Enable to Output Valid	toE	-	50	-	60	_	70	ns
Output Hold from Address Change	t _{on}	10	-	10	-	15	-	ns
Chip Selection to Output in Low Z(CS	\mathbf{t}_{121}	10	-	10	-	15	-	ns
Chip Selection to Output in Low Z(CS2	2) t ₁₂₂	10	-	10	-	15	-	ns
Output Enable to Output in Low Z	toz	5	-	5	-	5	-	ns
Chip Deselection to Output in High Z(0	CS1) t	0	35	0	40	0	50	ns
Chip Deselection to Output in High Z(0	CS2) t _{HZ2}	0	35	0	40	0	50	ns

Read Cycle Timing Waveform (1,2,3)




Notes:


- 1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
- At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
- 3. WE is high for Read Cycle.

Write Cycle								
		-	10	-	12	-	15	
Parameter	Symbol	min	max	min	тах	min	max	Unit
Write Cycle Time	t _{wc}	100	-	120	-	150	-	ns
Chip Selection to End of Write	t _{cw}	80	-	85	-	100	-	ns
Address Valid to End of Write	t _{AW}	80	-	85	-	100	-	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	ns
Write Pulse Width	t _{wp}	60	-	70	-	90	-	ns
Write Recovery Time (WE, CS1)	t _{wr1}	5	-	5	-	10	-	ns
Write Recovery Time (CS2)	t _{WR2}	15	-	15	-	15	-	ns
Vrite to Output in High Z	t _{whz}	0	35	0	40	0	50	ns
Data to Write Time Overlap	t _{DW}	40	-	50	-	60	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
DE to Output in High Z	toHZ	0	35	0	40	0	50	ns

Write Cycle No.1 Timing Waveform: OE Clock



Write Cycle No.2 Timing Waveform: OE Low



AC Characteristics Notes:

- A write occurs during the overlap (t_{wp}) of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low and \overline{WE} going high. t_{wp} is measured from the beginning of write to the end of write.
- 2.
- t_{As} is measured from the address valid to the beginning of write. 3.
- twn is measured from the end of write to the address change. tweet applies in case a write ends at CS1 or WE going high.
- Well applies in case a write ends at CS2 going low.

 During this period, I/O pins are in the output state, therefore input signals of opposite phase to the outputs must not be applied.
- If CS1 goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state. 6.
- Dout is in the same phase as written data of this write cycle.
- Dout is the read data of next address. 8.
- If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.


	· · · · · · · · · · · · · · · · · · ·	
1 0 1 1 1	Data Retention Characteristics - L Version Only (1) (T _A =-	_EE ta 1250(^\
LOW Y	Data Defetition Characterizates - F Action Child (1'=.	33 (U + 123 U)

Parameter	Symbol	Test Condition	min	typ	max	Unit
V _∞ for Data	V _{DR1}	CS1,CS2≥V _{cc} -0.2V or CS2≤0.2V	2.0	-	-	V
Retention	V _{DR2}	CS2≤.2V	2.0	-	-	V
Data Retention Current	CCDR1	V _{cc} =3.0V, CS 1≥Vcc-0.2V CS2≥Vcc-0.2V or CS2≤0.2V V _{cc} =3.0V,CS2≤0.2V	-	-	200 ⁽²⁾	μΑ
Chip Deselect to	t _{CDR}	See Retention Waveform	0	-	-	ns
Data Retention Time Operation Recovery Time	t _R	See Retention Waveform	t _{RC} ⁽³⁾	-	-	ns


Notes: (1) In Data Retention Mode, CS2 controls the Address, WE, CS1, OE and Din buffer. If CS2 controls data retention mode, Vin for these inputs can be in the high impedance state. If CS1 controls the data retention mode, CS2 must satisfy either CS2≥=Vcc-0.2V or CS2≤=0.2V. The other input levels (address, WE, OE, VO) can be in the high impedance state.

- (2) For $t_A=0$ to +70°C, $t_{CCDR1,2}=1.0\mu A(typ),50\mu A(max)$
- (3) t_{BC} =Read Cycle Time


Low V Data Retention Timing Waveform 1 (CS! controlled)




Low V_{cc} Data Retention Timing Waveform 1 (CS2 controlled)



28 Pin 0.6" Dual-in-Line (DIL) - 'S' Package




28 Pin 0.1" Vertical-in-Line (VIL ™) 'V' Package




Dimensions in mm (inches)

32 Pad Leadless Chip Carrier (LCC) - "W" Package



Dimensions in mm (inches)

32 Pin 'J' Leaded Chip Carrier (JLCC) - 'J' Package




Military Screening Procedure

Component Screening Flow for high reliability product is in accordance with Mil-883C method 5004 and is detailed below:

MB COMPONENT SCREENING FLOW					
SCREEN	TEST METHOD (Per MIL 883C)	LEVEL			
Visual and Mechanical					
Internal visual	2010 Condition B or manufacturers equivalent	100%			
High-temperature storage	1008 Condition C (24hrs @ 150°C)	100%			
Temperature cycle	1010 Condition C (10 Cycles,-65°C to 150°C)	100%			
Constant acceleration	2001 Condition E (Y, only) (30,000g)	100%			
Pre-Burn-in electrical	Per applicable device specifications at Ta=+25°C	100%			
Burn-in	Method 1015,Condition D,Ta=+125°C,160hrs min	100%			
Final Electrical Tests	Per applicable Device Specification				
Static (dc)	a) @ Ta=+25°C and power supply extremes	100%			
` ,	b) @ temperature and power supply extremes	100%			
Functional	a) @ Ta=+25°C and power supply extremes	100%			
	b) @ temperature and power supply extremes	100%			
Switching (ac)	a) @ Ta=+25°C and power supply extremes	100%			
	b) @ temperature and power supply extremes	100%			
Percent Defective allowable(PDA)	Calculated at post-burn-in at Ta=+25°C	5%			
Hermeticity	1014				
Fine	Condition A	100%			
Gross	Condition C	100%			
External Visual	2009 Per vendor or customer specification	100%			

Ordering Information



believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.

© 1988 This design is the property of Mosaic Semiconductor, Inc.

OCT 1 7 1980 020201 V _ _ _