## DATA SHEET

## TDA8929T <br> Controller class-D audio amplifier

Preliminary specification
File under Integrated Circuits, IC01

## CONTENTS

| 1 | FEATURES |
| :--- | :--- |
| 2 | APPLICATIONS |
| 3 | GENERAL DESCRIPTION |
| 4 | ORDERING INFORMATION |
| 5 | QUICK REFERENCE DATA |
| 6 | BLOCK DIAGRAM |
| 7 | PINNING |
| 8 | FUNCTIONAL DESCRIPTION |
| 8.1 | Controller |
| 8.2 | Pulse width modulation frequency |
| 8.3 | Protections |
| 8.3 .1 | Diagnostic temperature |
| 8.3 .2 | Diagnostic current |
| 8.3 .3 | Start-up safety test |
| 8.4 | Differential audio inputs |
| 9 | LIMITING VALUES |
| 10 | THERMAL CHARACTERISTICS |
| 11 | QUALITY SPECIFICATION |
| 12 | DC CHARACTERISTICS |
| 13 | AC CHARACTERISTICS |
| 14 | SWITCHING CHARACTERISTICS |
| 14.1 | Minimum pulse width |

TEST AND APPLICATION INFORMATION

15
15.1
15.2
15.3
15.4
15.5
15.6
15.7

Test circuit
BTL application
Mode pin
External clock
Reference designs
Reference design bill of material
Curves measured in reference design
PACKAGE OUTLINE
SOLDERING
Introduction to soldering surface mount packages
Reflow soldering
Wave soldering
Manual soldering
Suitability of surface mount IC packages for wave and reflow soldering methods
DATA SHEET STATUS
DEFINITIONS
DISCLAIMERS

## 1 FEATURES

- Operating voltage from $\pm 15$ to $\pm 30 \mathrm{~V}$
- Very low quiescent current
- Low distortion
- Fixed gain of 30 dB Single-Ended (SE) or 36 dB Bridge-Tied Load (BTL)
- Good ripple rejection
- Internal switching frequency can be overruled by an external clock
- No switch-on or switch-off plop noise
- Diagnostic input for short-circuit and temperature protection
- Usable as a stereo Single-Ended (SE) amplifier or as a mono amplifier in Bridge-Tied Load (BTL)
- Start-up safety test, to protect for short-circuits at the output of the power stage to supply lines
- Electrostatic discharge protection (pin to pin).


## 3 GENERAL DESCRIPTION

The TDA8929T is the controller of a two-chip set for a high efficiency class-D audio power amplifier system. The system is divided into two chips:

- TDA8929T; the analog controller chip in a SO24 package
- TDA8926J/ST/TH or TDA8927J/ST/TH; a digital power stage in a DBS17P, RDBS17P or HSOP24 power package.

With this chip set a compact $2 \times 50 \mathrm{~W}$ or $2 \times 100 \mathrm{~W}$ audio amplifier system can be built, operating with high efficiency and very low dissipation. No heatsink is required, or depending on supply voltage and load, a very small one. The system operates over a wide supply voltage range from $\pm 15$ up to $\pm 30 \mathrm{~V}$ and consumes a very low quiescent current.

## 2 APPLICATIONS

- Television sets
- Home-sound sets
- Multimedia systems
- All mains fed audio systems
- Car audio (boosters).


## 4 ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  |
| :--- | :---: | :--- | :---: |
|  | NAME | DESCRIPTION | VERSION |
| TDA8929T | SO24 | plastic small outline package; 24 leads; body width 7.5 mm | SOT137-1 |

## 5 QUICK REFERENCE DATA

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| General; note 1 |  |  |  |  |  |
| $V_{P}$ | supply voltage | $\pm 15$ | $\pm 25$ | $\pm 30$ | V |
| $\mathrm{Iq}_{\mathrm{q}(\text { tot) }}$ | total quiescent current | - | 20 | 30 | mA |
| Stereo single-ended configuration |  |  |  |  |  |
| $\mathrm{G}_{\mathrm{v}(\mathrm{cl})}$ | closed-loop voltage gain | 29 | 30 | 31 | dB |
| $\left\|Z_{i}\right\|$ | input impedance | 45 | 68 | - | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{n}(0)}$ | noise output voltage | - | 220 | 400 | $\mu \mathrm{V}$ |
| SVRR | supply voltage ripple rejection | 40 | 50 | - | dB |
| $\alpha_{\text {cs }}$ | channel separation | - | 70 | - | dB |
| $\left\|\mathrm{V}_{\mathrm{OO}}\right\|$ | DC output offset voltage | - | - | 150 | mV |
| Mono bridge-tied load configuration |  |  |  |  |  |
| $\mathrm{G}_{\mathrm{v}(\mathrm{cl})}$ | closed-loop voltage gain | 35 | 36 | 37 | dB |
| $\left\|Z_{i}\right\|$ | input impedance | 23 | 34 | - | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{n}(0)}$ | noise output voltage | - | 280 | - | $\mu \mathrm{V}$ |
| SVRR | supply voltage ripple rejection | - | 44 | - | dB |
| $\left\|\mathrm{V}_{\mathrm{OO}}\right\|$ | DC output offset voltage | - | - | 200 | mV |

## Note

1. $\mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V}$.

## 6 BLOCK DIAGRAM



Fig. 1 Block diagram.

## Controller class-D audio amplifier

## 7 PINNING

| SYMBOL | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{V}_{\text {SS } 1}$ | 1 | negative analog supply voltage channel 1 |
| SGND1 | 2 | signal ground channel 1 |
| $\mathrm{V}_{\mathrm{DD} 1}$ | 3 | positive analog supply voltage channel 1 |
| IN1- | 4 | negative audio input channel 1 |
| IN1+ | 5 | positive audio input channel 1 |
| MODE | 6 | mode select input (standby/mute/operating) |
| OSC | 7 | oscillator frequency adjustment, or tracking input |
| IN2+ | 8 | positive audio input channel 2 |
| IN2- | 9 | negative audio input channel 2 |
| $\mathrm{V}_{\mathrm{DD} 2}$ | 10 | positive analog supply voltage channel 2 |
| SGND2 | 11 | signal ground channel 2 |
| $\mathrm{V}_{\text {SS2 }}$ (sub) | 12 | negative analog supply voltage channel 2 (substrate) |
| SW2 | 13 | digital switch output channel 2 |
| REL2 | 14 | digital control input channel 2 |
| DIAGTMP | 15 | digital input for temperature limit error report from power stage |
| EN2 | 16 | digital control output for enable channel 2 of power stage |
| PWM2 | 17 | input for feedback from PWM output power stage channel 2 |
| $\mathrm{V}_{\text {SSD }}$ | 18 | negative digital supply voltage; reference for digital interface to power stage |
| STAB | 19 | pin for a decoupling capacitor for internal stabilizer |
| PWM1 | 20 | input for feedback from PWM output power stage channel 1 |
| EN1 | 21 | digital control output for enable channel 1 of power stage |
| DIAGCUR | 22 | digital input for current error report from power stage |
| REL1 | 23 | digital control input channel 1 |
| SW1 | 24 | digital switch output channel 1 |



Fig. 2 Pin configuration.

## 8 FUNCTIONAL DESCRIPTION

The combination of the TDA8926J and the TDA8929T produces a two-channel audio power amplifier system using the class-D technology (see Fig.4).

In the TDA8929T controller device the analog audio input signal is converted into a digital Pulse Width Modulation (PWM) signal. The digital power stage (TDA8926) is used for driving the low-pass filter and the loudspeaker load. It performs a level shift from the low-power digital PWM signal, at logic levels, to a high-power PWM signal that switches between the main supply lines.
A second-order low-pass filter converts the PWM signal into an analog audio signal across the loudspeaker.

For a description of the power stage see the specification of the TDA8926.

The TDA8926 can be used for an output power of $2 \times 50 \mathrm{~W}$. The TDA8927 should be used for a higher output power of $2 \times 100 \mathrm{~W}$.

### 8.1 Controller

The controller contains (for two audio channels) two Pulse Width Modulators (PWMs), two analog feedback loops and two differential input stages. This chip also contains circuits common to both channels such as the oscillator, all reference sources, the mode functionality and a digital timing manager.

The pinning of the TDA8929T and the power stage devices are designed to have very short and straight connections between the packages. For optimum performance the interconnections between the packages must be as short as possible.

Using this two-chip set an audio system with two independent amplifier channels with high output power, high efficiency ( $90 \%$ ) for the system, low distortion and a low quiescent current is obtained. The amplifiers channels can be connected in the following configurations:

- Mono Bridge-Tied Load (BTL) amplifier
- Stereo Single-Ended (SE) amplifier.

The amplifier system can be switched in three operating modes via the mode select pin:

- Standby: with a very low supply current
- Mute: the amplifiers are operational, but the audio signal at the output is suppressed
- On: amplifier fully operational with output signal.

For suppressing pop noise the amplifier will remain automatically for approximately 220 ms in the mute mode before switching to operating mode. In this time the coupling capacitors at the input are fully charged.

Figure 3 shows an example of a switching circuit for driving pin MODE.


Fig. 3 Mode select switch circuitry.
8

Fig． 4 Typical application schematic of the class－D system using TDA8929T and the TDA8926J．


### 8.2 Pulse width modulation frequency

The output signal of the power stage is a PWM signal with a carrier frequency of approximately 300 kHz . Using a second-order LC demodulation filter in the application results in an analog audio signal across the loudspeaker. This switching frequency is fixed by an external resistor $\mathrm{R}_{\text {OSC }}$ connected between pin OSC and $\mathrm{V}_{\text {SS }}$. With the resistor value given in the application diagram, the carrier frequency is typical 317 kHz . The carrier frequency can be
calculated using: $f_{\text {osc }}=\frac{9 \times 10^{9}}{R_{\text {Osc }}}[\mathrm{Hz}]$
If two or more class-D systems are used in the same audio application, it is advised to have all devices working at the same switching frequency. This can be realized by connecting all OSC pins together and feed them from an external oscillator. Using an external oscillator it is necessary to force pin OSC to a DC-level above SGND for switching from the internal to an external oscillator. In this case the internal oscillator is disabled and the PWM will switch on the external frequency. The frequency range of the external oscillator must be in the range as specified in the switching characteristics.

Application in a practical circuit:

- Internal oscillator: Rosc connected between pin OSC and $V_{\text {SS }}$
- External oscillator: connect oscillator signal between pin OSC and pin SGND; delete Rosc.


### 8.3 Protections

The controller is provided with two diagnostic inputs. One or both pins can be connected to the diagnostic output of one or more power stages.

### 8.3.1 DIAGNOSTIC TEMPERATURE

A LOW level on pin DIAGTMP will immediately force both pins EN1 and EN2 to a LOW level. The power stage shuts down and the temperature is expected to drop. If pin DIAGTMP goes HIGH, pins EN1 and EN2 will immediately go HIGH and normal operation will be maintained.

Temperature hysteresis, a delay before enabling the system again, is arranged in the power stage. Internally there is a pull-up resistance to 5 V at the diagnostic input of the controller. Because the diagnostic output of the power stage is an open-drain output, diagnostic lines can be connected together (wired-OR). It should be noted that the TDA8929T itself has no temperature protection.

### 8.3.2 DIAGNOSTIC CURRENT

This input is intended to protect against short-circuits across the loudspeaker load. In the event that the current limit in the power stage is exceeded, pin DIAGCUR must be pulled to a LOW level. A LOW level on the diagnostic current input will immediately force the output pins EN1 and EN2 to a LOW level. The power stage will shut down within less than $1 \mu \mathrm{~s}$ and the high current is switched off. In this state the dissipation is very low. Every 220 ms the controller will attempt to restart the system. If there is still a short-circuit across the loudspeaker load, the system is switched off again as soon as the maximum current is exceeded. The average dissipation will be low because of this low duty factor. The actual current limiting value is set by the power stage.

Depending on the type of power stage which is used, several values are possible:

- TDA8926TH: limit value can be externally adjusted with a resistor; maximum is 5 A
- TDA8927TH: limit value can be externally adjusted with a resistor; maximum is 7.5 A
- TDA8926J and TDA8926ST: limit value is fixed at 5 A
- TDA8927J and TDA8927ST: limit value is fixed at 7.5 A.


### 8.3.3 Start-up safety test

During the start-up sequence, when pin MODE is switched from standby to mute, the condition at the output terminals of the power stage are checked. These are the same lines as the feedback inputs of the controller. In the event of a short-circuit of one of the output terminals to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ the start-up procedure is interrupted and the system waits for non-shorted outputs. Because the test is done before enabling the power stages, no large currents will flow in the event of a short-circuit. This system protects against short-circuits at both sides of the output filter to both supply lines. When there is a short-circuit from the outputs of the power stage to one of the supply lines, before the demodulation filter, it will also be detected by the start-up safety test. Practical use from this test feature can be found in detection of short-circuits on the printed-circuit board.

Remark: this test is only operational prior to or during the start-up sequence, and not during normal operating.

### 8.4 Differential audio inputs

For a high common mode rejection and a maximum flexibility of application, the audio inputs are fully differential. By connecting the inputs anti-parallel the phase of one of the channels is inverted, so that a load can be connected between the two output filters. In this case the system operates as a mono BTL amplifier (see Fig.5).

Also in the stereo single-ended configuration it is recommended to connect the two differential inputs in anti-phase. This has advantages for the current handling of the power supply at low signal frequencies.


Fig. 5 Mono BTL application.

## 9 LIMITING VALUES

In accordance with the Absolute Maximum Rate System (IEC 60134).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{P}$ | supply voltage |  | - | $\pm 30$ | V |
| $\mathrm{V}_{\text {MODE(sw) }}$ | mode select switch voltage | referenced to SGND | 0 | 5.5 | V |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{vj}}$ | virtual junction temperature |  | - | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {es(HBM) }}$ | electrostatic discharge voltage (HBM) | note 1 <br> all pins with respect to $\mathrm{V}_{\mathrm{DD}}$ (class A ) all pins with respect to $\mathrm{V}_{\text {SS }}$ (class A1) all pins with respect to GND (class B) all pins with respect to each other (class B) | $\left\lvert\, \begin{aligned} & -500 \\ & -1000 \\ & -2500 \\ & -2000 \end{aligned}\right.$ | $\begin{aligned} & +500 \\ & +1000 \\ & +2500 \\ & +2000 \end{aligned}$ | $\begin{array}{\|l} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \end{array}$ |
| $\mathrm{V}_{\text {es(MM) }}$ | electrostatic discharge voltage (MM) | note 2 <br> all pins with respect to $\mathrm{V}_{\mathrm{DD}}$ (class A ) all pins with respect to $\mathrm{V}_{\mathrm{SS}}$ (class B) all pins with respect to GND (class B) all pins with respect to each other (class B) | $\begin{aligned} & -100 \\ & -100 \\ & -300 \\ & -200 \end{aligned}$ | $\begin{aligned} & +100 \\ & +100 \\ & +300 \\ & +200 \end{aligned}$ | $\begin{array}{\|l} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \end{array}$ |

## Notes

1. Human Body Model (HBM); $\mathrm{R}_{\mathrm{s}}=1500 \Omega$ and $\mathrm{C}=100 \mathrm{pF}$.
2. Machine Model (MM); $R_{s}=10 \Omega ; C=200 \mathrm{pF}$ and $\mathrm{L}=0.75 \mu \mathrm{H}$.

10 THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{a})}$ | thermal resistance from junction to ambient | in free air | 65 | K/W |

## 11 QUALITY SPECIFICATION

In accordance with "SNW-FQ611-part D" if this device is used as an audio amplifier.

## 12 DC CHARACTERISTICS

$\mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V} ; \mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$; measured in Fig. 10; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $V_{P}$ | supply voltage | note 1 | $\pm 15$ | $\pm 25$ | $\pm 30$ | V |
| $\mathrm{I}_{\mathrm{q}(\text { tot) }}$ | total quiescent current |  | - | 20 | 30 | mA |
| $\mathrm{I}_{\text {stb }}$ | standby current | $\mathrm{V}_{\text {MODE }}=0 \mathrm{~V}$ | - | 30 | 100 | $\mu \mathrm{A}$ |
| Offset |  |  |  |  |  |  |
| $\left\|\mathrm{V}_{\mathrm{OO}}\right\|$ | output offset voltage in system | on and mute | - | - | 150 | mV |
| $\left\|\Delta \mathrm{V}_{\mathrm{OO}}\right\|$ | delta output offset voltage in system | on $\leftrightarrow$ mute | - | - | 80 | mV |
| Mode select input (pin MODE); see Figs 6, 7 and 8 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {MODE }}$ | input voltage | note 2 | 0 | - | 5.5 | V |
| $\mathrm{I}_{\text {MODE }}$ | input current | $\mathrm{V}_{\text {MODE }}=5.5 \mathrm{~V}$ | - | - | 1000 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {th1+ }}$ | positive threshold voltage 1 | standby $\rightarrow$ mute; note 2 | - | 1.6 | 2.0 | V |
| $\mathrm{V}_{\text {th1- }}$ | negative threshold voltage 1 | mute $\rightarrow$ standby; note 2 | 0.8 | 1.0 | - | V |
| $\mathrm{V}_{\text {MODE(hys1) }}$ | hysteresis voltage 1 | $\left\|\left(\mathrm{V}_{\mathrm{th} 1_{+}}\right)-\left(\mathrm{V}_{\mathrm{th} 1-}\right)\right\|$ | - | 600 | - | mV |
| $\mathrm{V}_{\text {th2+ }}$ | positive threshold voltage 2 | mute $\rightarrow$ on; note 2 | - | 3.8 | 4.0 | V |
| $\mathrm{V}_{\text {th2- }}$ | negative threshold voltage 2 | on $\rightarrow$ mute; note 2 | 3.0 | 3.2 | - | V |
| $\mathrm{V}_{\text {MODE(hys2) }}$ | hysteresis voltage 2 | $\left\|\left(\mathrm{V}_{\text {th2 }}\right)-\left(\mathrm{V}_{\text {th2- }}\right)\right\|$ | - | 600 | - | mV |
| Audio inputs (pins IN1+, IN1-, IN2+ and IN2-) |  |  |  |  |  |  |
| $\mathrm{V}_{1}$ | DC input voltage | note 2 | - | 0 | - | V |
| Internal stabilizer (pin STAB) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {O(STAB) }}$ | stabilizer output voltage | mute and on; note 3 | 11 | 13 | 15 | V |
| $\mathrm{I}_{\text {STAB(max) }}$ | maximum current on pin STAB | mute and on | 10 | - | - | mA |
| Enable outputs (pins EN1 and EN2) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | referenced to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {STAB }}-1.6$ | $\mathrm{V}_{\text {STAB }}-0.7$ | - | V |
| $\mathrm{V}_{\text {OL }}$ | LOW-level output voltage | referenced to $\mathrm{V}_{\mathrm{SS}}$ | 0 | - | 0.8 | V |
| Current diagnose input (pin DIAGCUR with internal pull-up resistance) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | HIGH-level input voltage | no errors; note 3 | - | $\mathrm{V}_{\text {STAB }}$ | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage | note 3 | 0 | - | 1.5 | V |
| $\mathrm{R}_{\text {pu(int) }}$ | internal pull-up resistance to internal digital supply |  | - | 12 | - | $\mathrm{k} \Omega$ |
| Temperature diagnose input (pin DIAGTMP with internal pull-up resistance) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | no errors; note 3 | 4 | 5.5 |  | V |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage | note 3 | 0 | - | 1.5 | V |

## Controller class-D audio amplifier

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {pu(int) }}$ | internal pull-up resistance to internal digital supply |  | - | 12 | - | k $\Omega$ |
| Switch outputs (pins SW1 and SW2) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | note 3 | $\mathrm{V}_{\text {STAB }}-1.6$ | $\mathrm{V}_{\text {STAB }}-0.7$ | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | note 3 | 0 | - | 0.8 | V |
| Control inputs (pins REL1 and REL2) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | note 3 | 10 | - | $\mathrm{V}_{\text {STAB }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage | note 3 | 0 | - | 2 | V |

## Notes

1. The circuit is DC adjusted at $\mathrm{V}_{\mathrm{P}}= \pm 15$ to $\pm 30 \mathrm{~V}$.
2. Referenced to SGND ( 0 V ).
3. Referenced to $\mathrm{V}_{\mathrm{SS}}$.

## 13 AC CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stereo single-ended application; note 1 |  |  |  |  |  |  |
| THD | total harmonic distortion | $\begin{aligned} \hline P_{0} & =1 \mathrm{~W} ; \text { note } 2 \\ f_{i} & =1 \mathrm{kHz} \\ f_{i} & =10 \mathrm{kHz} \end{aligned}$ | - | $\begin{aligned} & 0.01 \\ & 0.1 \end{aligned}$ | $0.05$ | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ |
| $\mathrm{G}_{\mathrm{v}(\mathrm{cl})}$ | closed-loop voltage gain |  | 29 | 30 | 31 | dB |
| SVRR | supply voltage ripple rejection | on; $\mathrm{f}_{\mathrm{i}}=100 \mathrm{~Hz}$; note 3 | - | 55 | - | dB |
|  |  | on; $\mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz}$; note 3 | 40 | 50 | - | dB |
|  |  | mute; $\mathrm{f}_{\mathrm{i}}=100 \mathrm{~Hz}$; note 3 | - | 55 | - | dB |
|  |  | standby; $\mathrm{f}_{\mathrm{i}}=100 \mathrm{~Hz}$; note 3 | - | 80 | - | dB |
| $\left\|Z_{i}\right\|$ | input impedance |  | 45 | 68 | - | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{n}(\mathrm{O})}$ | noise output voltage | on; $\mathrm{R}_{\mathrm{s}}=0 \Omega$; $\mathrm{B}=22 \mathrm{~Hz}$ to 22 kHz | - | 220 | 400 | $\mu \mathrm{V}$ |
|  |  | on; $\mathrm{R}_{\mathrm{s}}=10 \mathrm{k} \Omega$; $\mathrm{B}=22 \mathrm{~Hz}$ to 22 kHz | - | 230 | - | $\mu \mathrm{V}$ |
|  |  | mute; note 4 | - | 220 | - | $\mu \mathrm{V}$ |
| $\alpha_{c s}$ | channel separation | $\mathrm{P}_{\mathrm{o}}=10 \mathrm{~W} ; \mathrm{R}_{\mathrm{s}}=0 \Omega$ | - | 70 | - | dB |
| $\left\|\Delta G_{v}\right\|$ | channel unbalance |  | - | - | 1 | dB |
| $\mathrm{V}_{0}$ | output signal | mute; $\mathrm{V}_{\mathrm{i}}=\mathrm{V}_{\mathrm{i}(\text { max })}=1 \mathrm{~V}$ (RMS) | - | - | 400 | $\mu \mathrm{V}$ |
| CMRR | common mode rejection ratio | $\mathrm{V}_{\mathrm{i}}=1 \mathrm{~V}$ (RMS) | - | 75 | - | dB |

Mono BTL application; note 5

| THD | total harmonic distortion | $P_{o}=1 \mathrm{~W} ;$ note 2 <br> $f_{i}=1 \mathrm{kHz}$ <br> $f_{i}=10 \mathrm{kHz}$ | - | 0.01 | 0.05 | $\%$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{G}_{\mathrm{v}(\mathrm{cl})}$ | closed-loop voltage gain |  | - | 0.1 | - | $\%$ |

Controller class-D audio amplifier

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SVRR | supply voltage ripple rejection | on; $\mathrm{f}_{\mathrm{i}}=100 \mathrm{~Hz}$; note 3 | - | 49 | - | dB |
|  |  | on; $\mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz}$; note 3 | 36 | 44 | - | dB |
|  |  | mute; $\mathrm{f}_{\mathrm{i}}=100 \mathrm{~Hz}$; note 3 | - | 49 | - | dB |
|  |  | standby; $\mathrm{f}_{\mathrm{i}}=100 \mathrm{~Hz}$; note 3 | - | 80 | - | dB |
| $\left\|\mathrm{Z}_{\mathrm{i}}\right\|$ | input impedance |  | 23 | 34 | - | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{n}(0)}$ | noise output voltage | on; $\mathrm{R}_{\mathrm{s}}=0 \Omega$; $\mathrm{B}=22 \mathrm{~Hz}$ to 22 kHz | - | 280 | 500 | $\mu \mathrm{V}$ |
|  |  | on; $\mathrm{R}_{\mathrm{s}}=10 \mathrm{k} \Omega$; $\mathrm{B}=22 \mathrm{~Hz}$ to 22 kHz | - | 300 | - | $\mu \mathrm{V}$ |
|  |  | mute; note 4 | - | 280 | - | $\mu \mathrm{V}$ |
| $\mathrm{V}_{0}$ | output signal | mute; $\mathrm{V}_{\mathrm{i}}=\mathrm{V}_{\mathrm{i}(\mathrm{max})}=1 \mathrm{~V}$ (RMS) | - | - | 500 | $\mu \mathrm{V}$ |
| CMRR | common mode rejection ratio | $\mathrm{V}_{\mathrm{i}}=1 \mathrm{~V}$ (RMS) | - | 75 | - | dB |

## Notes

1. $\mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; measured in Fig. 10 ; unless otherwise specified.
2. THD is measured in a bandwidth of 22 Hz to 22 kHz . When distortion is measured using a low-order low-pass filter a significantly higher value will be found, due to the switching frequency outside the audio band.
3. $\mathrm{V}_{\text {ripple }}=\mathrm{V}_{\text {ripple }(\max )}=2 \mathrm{~V}(\mathrm{p}-\mathrm{p}) ; \mathrm{R}_{\mathrm{s}}=0 \Omega$.
4. $\mathrm{B}=22 \mathrm{~Hz}$ to 22 kHz and independent of $\mathrm{R}_{\mathrm{s}}$.
5. $\mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; measured in reference design in Fig. 12 ; unless otherwise specified.


Fig. 6 Mode pin selection.


When switching from standby to mute there is a delay of 110 ms before the output starts switching. The audio signal is available after the mode pin has been set to on, but not earlier than 220 ms after switching to mute.

Fig. 7 Mode pin timing from standby to on via mute.

## 14 SWITCHING CHARACTERISTICS

$\mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; measured in Fig. 10; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switching frequency |  |  |  |  |  |  |
| $\mathrm{f}_{\text {osc }}$ | oscillator frequency | $\mathrm{R}_{\text {OSC }}=30.0 \mathrm{k} \Omega$ | 309 | 317 | 329 | kHz |
|  |  | $\begin{aligned} & \hline \mathrm{R} \mathrm{Osc}=27 \mathrm{k} \Omega ; \\ & \text { see Fig. } 12 \end{aligned}$ | - | 360 | - | kHz |
| $\mathrm{f}_{\text {osc }(r)}$ | oscillator frequency range | note 1 | 210 | - | 600 | kHz |
| V OSC | maximum voltage at pin OSC | frequency tracking | - | - | SGND + 12 | V |
| $\mathrm{V}_{\text {OSC(trip) }}$ | trip level at pin OSC for tracking | frequency tracking | - | SGND + 2.5 | - | V |
| $\mathrm{f}_{\text {track }}$ | frequency range for tracking | frequency tracking | 200 | - | 600 | kHz |
| V OsC (ext) | voltage at pin OSC for tracking | note 2 | - | 5 | - | V |

## Notes

1. Frequency set with R OSC , according to the formula in the functional description.
2. For tracking the external oscillator has to switch around $\mathrm{SGND}+2.5 \mathrm{~V}$ with a minimum voltage of $\mathrm{V}_{\mathrm{OSC}}$ (ext).

### 14.1 Minimum pulse width

The minimum obtainable pulse width of the PWM output signal of a class-D system, sets the maximum output voltage swing after the demodulation filter and also the maximum output power. Delays in the power stages are the main cause for the minimum pulse width being not equal to zero. The TDA8926 and TDA8927 power stages have a minimum pulse width of $\mathrm{t}_{\mathrm{W}(\text { min })}=220 \mathrm{~ns}$ (typical). Using the TDA8929T controller, the effective minimum pulse is reduced by a factor of two during clipping. For the calculation of the maximum output power at clipping the effective minimum pulse width during clipping is $0.5 \mathrm{t}_{\mathrm{W}}$ (min).

For the practical useable minimum and maximum duty factor ( $\delta$ ) which determines the maximum output power:
$\frac{t_{W(\min )} \times f_{\text {osc }}}{2} \times 100 \%<\delta<\left(1-\frac{t_{W(\min )} \times f_{\text {osc }}}{2}\right) \times 100 \%$
Using the typical values of the TDA8926 and TDA8927 power stages:
$3.5 \%<\delta<96.5 \%$.

## 15 TEST AND APPLICATION INFORMATION

### 15.1 Test circuit

The test diagram in Fig. 10 can be used for stand alone testing of the controller. Audio and mode input pins are configured as in the application. For the simulation of a switching output power stage a simple level shifter can be used. It converts the digital PWM signal from the controller (switching between $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{SS}}+12 \mathrm{~V}$ level) to a PWM signal switching between $V_{D D}$ and $V_{S S}$.
A proposal for a simple level shifting circuit is given in Fig.9.

The low-pass filter performs the demodulation, so that the audio signal can be measured with an audio analyzer. For measuring low distortion values, the speed of the level shifter is important. Special care has to be taken at a sufficient supply decoupling and output waveforms without ringing.
The handshake with the power stage is simulated by a direct connection of the release inputs (REL1 and REL2) with the switch outputs (SW1 and SW2) of the controller. The enable outputs (EN1 and EN2) for waking-up the power stage are not used here, only the output level and timing are measured.


Fig. 9 Level shifter.

Fig. 10 Test diagram


### 15.2 BTL application

When using the system in a mono BTL application (for more output power), the inputs of both channels must be connected in parallel. The phase of one the inputs must be inverted (see Fig.5). In principle the loudspeaker can be connected between the outputs of the two single-ended demodulation filters. For improving the common mode behavior of the filter, the configuration in Fig. 12 is advised.

### 15.3 Mode pin

For correct operation the switching voltage on pin MODE should be de-bounced. If this pin is driven by a mechanical switch an appropriate de-bouncing low-pass filter should be used. If pin MODE is driven by an electronic circuit or microcontroller then it should remain, for at least 100 ms , at the mute voltage level $\left(\mathrm{V}_{\mathrm{th} 1_{+}}\right)$before switching back to the standby voltage level.

### 15.4 External clock

Figure 11 shows an external clock oscillator circuit.

### 15.5 Reference designs

The reference design for a two-chip class-D audio amplifier for TDA8926J or TDA8927J and TDA8929T is shown in Fig.12. The Printed-Circuit Board (PCB) layout is shown in Fig.13. The bill of materials is given in Table 1.
The reference design for a two-chip class-D audio amplifier for TDA8926TH or TDA8927TH and TDA8929T is shown in Fig.14. The PCB layout is shown in Fig.15.


Fig. 11 External oscillator circuit.


OSC：


$\stackrel{\text { L7 }}{\text { bead }}$ $\qquad$

R21 and R22 are only necessary in BTL applications with asymmetrical supply．
BTL：remove R6，R7，C23，C26 and C27 and close J5 and J6．
C 22 and C 23 influence the low－pass frequency response and should be tuned with the real load（loudspeaker）．
Inputs floating or inputs referenced to QGND（close J 1 and J 4 ）or referenced to $\mathrm{V}_{\mathrm{SS}}$（close J 2 and J 3 ）for an input signal ground reference．
Fig． 12 Two－chip class－D audio amplifier application diagram for TDA8926J or TDA8927J and TDA8929T．

トレフきロ ト00て


Silk screen top，top view
N


Copper top，top view



R9 and R10 are only necessary in BTL applications with asymmetrical supply
BTL：remove R6，R7，C4，C7 and C8 and close J5 and J6．
Demodulation coils L2 and L4 should be matched in BTL．
Inputs floating or inputs referenced to QGND（close J1 and J4）or referenced to $\mathrm{V}_{\mathrm{SS}}$（close J2 and J3）．
Fig． 14 Two－chip class－D audio amplifier application diagram for TDA8926TH or TDA8927TH and TDA8929T．



Silk screen top, top view


Silk screen bottom, top view


Copper top, top view


Copper bottom, top view

Fig. 15 Printed-circuit board layout for TDA8926TH or TDA8927TH and TDA8929T.

### 15.6 Reference design bill of material

Table 1 Two-chip class-D audio amplifier PCB (Version 2.1; 03-2001) for TDA8926J or TDA8927J and TDA8929T (see Figs 12 and 13)

| COMPONENT | DESCRIPTION | VALUE | COMMENTS |
| :---: | :---: | :---: | :---: |
| $\ln 1$ and $\ln 2$ | Cinch input connectors |  | $2 \times$ Farnell: 152-396 |
| Out1, Out2, $\mathrm{V}_{\mathrm{DD}}$, GND and $V_{S S}$ | supply/output connectors |  | $\begin{aligned} & 2 \times \text { Augat 5KEV-02; } \\ & 1 \times \text { Augat 5KEV-03 } \end{aligned}$ |
| S1 | on/mute/off switch |  | PCB switch Knitter ATE 1 E M-O-M |
| U1 | power stage IC | TDA8926J/27J | DBS17P package |
| U2 | controller IC | TDA8929T | SO24 package |
| L2 and L4 | demodulation filter coils | $33 \mu \mathrm{H}$ | $2 \times$ Sumida CDRH127-330 |
| L5, L6 and L7 | power supply ferrite beads |  | $3 \times$ Murata BL01RN1-A62 |
| C1 and C2 | supply decoupling capacitors for $V_{D D}$ to $V_{S S}$ of the controller | 220 nF/63 V | $2 \times$ SMD1206 |
| C3 | clock decoupling capacitor | $220 \mathrm{nF} / 63 \mathrm{~V}$ | SMD1206 |
| C4 | 12 V decoupling capacitor of the controller | 220 nF/63 V | SMD1206 |
| C5 | 12 V decoupling capacitor of the power stage | 220 nF/63 V | SMD1206 |
| C6 and C7 | supply decoupling capacitors for $V_{D D}$ to $V_{S S}$ of the power stage | 220 nF/63 V | SMD1206 |
| C8 and C9 | bootstrap capacitors | $15 \mathrm{nF} / 50 \mathrm{~V}$ | $2 \times$ SMD0805 |
| $\begin{aligned} & \hline \text { C10, C11, } \\ & \text { C12 and C13 } \end{aligned}$ | snubber capacitors | $560 \mathrm{pF} / 100 \mathrm{~V}$ | $4 \times$ SMD0805 |
| C14 and C16 | demodulation filter capacitors | 470 nF/63 V | $2 \times$ MKT |
| C15 and C17 | resonance suppress capacitors | $220 \mathrm{nF} / 63 \mathrm{~V}$ | $2 \times$ SMD1206 |
| $\begin{aligned} & \hline \text { C18, C19, } \\ & \text { C20 and C21 } \end{aligned}$ | common mode HF coupling capacitors | $1 \mathrm{nF} / 50 \mathrm{~V}$ | $4 \times$ SMD0805 |
| C22 and C23 | input filter capacitors | $330 \mathrm{pF} / 50 \mathrm{~V}$ | $2 \times$ SMD1206 |
| C24, C25, <br> C26 and C27 | input capacitors | 470 nF/63 V | $4 \times \mathrm{MKT}$ |
| $\begin{array}{\|l} \hline \text { C28, C29, } \\ \text { C30 and C31 } \end{array}$ | common mode HF coupling capacitors | $1 \mathrm{nF} / 50 \mathrm{~V}$ | $2 \times$ SMD0805 |
| C32 and C33 | power supply decoupling capacitors | $220 \mathrm{nF} / 63 \mathrm{~V}$ | $2 \times$ SMD1206 |
| C34 and C35 | power supply electrolytic capacitors | $1500 \mu \mathrm{~F} / 35 \mathrm{~V}$ | $2 \times$ Rubycon ZL very low ESR (large switching currents) |
| $\begin{aligned} & \hline \text { C36, C37, } \\ & \text { C38 and C39 } \end{aligned}$ | analog supply decoupling capacitors | 220 nF/63 V | $4 \times$ SMD1206 |
| C40 and C41 | analog supply electrolytic capacitors | $47 \mu \mathrm{~F} / 35 \mathrm{~V}$ | $2 \times$ Rubycon ZA low ESR |
| C43 | diagnostic capacitor | $180 \mathrm{pF} / 50 \mathrm{~V}$ | SMD1206 |
| C44 | mode capacitor | 220 nF/63 V | SMD1206 |
| D1 | 5.6 V zener diode | BZX79C5V6 | DO-35 |
| D2 | 7.5 V zener diode | BZX79C7V5 | DO-35 |
| R1 | clock adjustment resistor | $27 \mathrm{k} \Omega$ | SMD1206 |

## Controller class-D audio amplifier

| COMPONENT | DESCRIPTION | VALUE | COMMENTS |
| :--- | :--- | :--- | :--- |
| R4, R5, <br> R6 and R7 | input resistors | $10 \mathrm{k} \Omega$ | $4 \times$ SMD1206 |
| R10 | diagnostic resistor | $1 \mathrm{k} \Omega$ | SMD1206 |
| R11, R12, <br> R13 and R14 | snubber resistors | $5.6 \Omega ;>0.25 \mathrm{~W}$ | $4 \times$ SMD1206 |
| R15 and R16 | resonance suppression resistors | $24 \Omega$ | $2 \times$ SMD1206 |
| R19 | mode select resistor | $39 \mathrm{k} \Omega$ | SMD1206 |
| R20 | mute select resistor | $39 \mathrm{k} \Omega$ | SMD1206 |
| R21 | resistor needed when using an <br> asymmetrical supply | $10 \mathrm{k} \Omega$ | SMD1206 |
| R22 | resistor needed when using an <br> asymmetrical supply | $9.1 \mathrm{k} \Omega$ | SMD1206 |
| R24 | bias resistor for powering-up the power <br> stage | $200 \mathrm{k} \Omega$ | SMD1206 |

### 15.7 Curves measured in reference design



Fig. 16 THD +N as a function of output power.


Fig. 17 THD +N as a function of input frequency.


Fig. 18 THD +N as a function of output power.

$1 \times 8 \Omega \mathrm{BTL} ; \mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V}$ :
(1) 10 kHz .
(2) 1 kHz .
(3) 100 Hz .

Fig. 20 THD +N as a function of output power.


Fig. 19 THD + N as a function of input frequency.


Fig. 21 THD + N as a function of input frequency.

$\mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz}$ :
(1) $2 \times 4 \Omega \mathrm{SE}$.
(2) $1 \times 8 \Omega \mathrm{BTL}$.
(3) $2 \times 8 \Omega \mathrm{SE}$.

Fig. 22 Power dissipation as a function of output power.

$\mathrm{THD}+\mathrm{N}=0.5 \% ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz}:$
(1) $1 \times 4 \Omega$ BTL.
(2) $1 \times 8 \Omega \mathrm{BTL}$.
(3) $2 \times 4 \Omega \mathrm{SE}$.
(4) $2 \times 8 \Omega \mathrm{SE}$.

Fig. 24 Output power as a function of supply voltage.

$\mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz}$ :
(1) $2 \times 4 \Omega \mathrm{SE}$.
(2) $1 \times 8 \Omega \mathrm{BTL}$.
(3) $2 \times 8 \Omega \mathrm{SE}$.

Fig. 23 Efficiency as a function of output power.


$2 \times 8 \Omega \mathrm{SE} ; \mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V}$ :
(1) $\mathrm{P}_{\mathrm{o}}=10 \mathrm{~W}$.
(2) $P_{0}=1 \mathrm{~W}$.

Fig. 26 Channel separation as a function of input frequency.

$V_{P}= \pm 25 \mathrm{~V} ; \mathrm{V}_{\mathrm{i}}=100 \mathrm{mV}$;
$\mathrm{R}_{\mathrm{s}}=10 \mathrm{k} \Omega / \mathrm{C}_{\mathrm{i}}=330 \mathrm{pF}$ :
(1) $1 \times 8 \Omega \mathrm{BTL}$.
(2) $2 \times 8 \Omega \mathrm{SE}$.
(3) $2 \times 4 \Omega \mathrm{SE}$.

Fig. 28 Gain as a function of input frequency.


$\mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V} ; \mathrm{V}_{\mathrm{i}}=100 \mathrm{mV}$;
$\mathrm{R}_{\mathrm{s}}=0 \Omega$ :
(1) $1 \times 8 \Omega \mathrm{BTL}$.
(2) $2 \times 8 \Omega \mathrm{SE}$.
(3) $2 \times 4 \Omega \mathrm{SE}$.

Fig. 29 Gain as a function of input frequency.

$\mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V} ; \mathrm{V}_{\text {ripple }}=2 \mathrm{~V}(\mathrm{p}-\mathrm{p})$ with respect to GND:
(1) Both supply lines in anti-phase.
(2) Both supply lines in phase.
(3) One supply line rippled.

Fig. 30 SVRR as a function of input frequency.

$R_{L}=$ open.
Fig. 32 Quiescent current as a function of supply voltage.

$\mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V}$; $\mathrm{V}_{\text {ripple }}$ with respect to $G N D$ :
(1) $f_{\text {ripple }}=1 \mathrm{kHz}$.
(2) $f_{\text {ripple }}=100 \mathrm{~Hz}$.
(3) $f_{\text {ripple }}=10 \mathrm{~Hz}$.

Fig. 31 SVRR as a function of $\mathrm{V}_{\text {ripple }}(\mathrm{p}-\mathrm{p})$.

$R_{L}=$ open.
Fig. 33 Clock frequency as a function of supply voltage.

$\mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V} ; 1500 \mu \mathrm{~F}$ per supply line; $\mathrm{f}_{\mathrm{i}}=10 \mathrm{~Hz}$ :
(1) $1 \times 4 \Omega S E$.
(2) $1 \times 8 \Omega \mathrm{SE}$.

Fig. 34 Supply voltage ripple as a function of output power.

$\mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V} ; \mathrm{P}_{\mathrm{o}}=1 \mathrm{~W}$ in $2 \times 8 \Omega$ :
(1) 10 kHz .
(2) 1 kHz .
(3) 100 Hz .

Fig. 36 THD +N as a function of clock frequency.


$V_{P}= \pm 25 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \times 8 \Omega ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz} ; \mathrm{THD}+\mathrm{N}=10 \%$.
Fig. 37 Output power as a function of clock frequency.

$\mathrm{V}_{\mathrm{P}}= \pm 25 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \times 8 \Omega$.
Fig. 39 PWM residual voltage as a function of clock frequency.

## 16 PACKAGE OUTLINE

## SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $b_{p}$ | C | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.65 | $\begin{aligned} & 0.30 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 2.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 15.6 \\ & 15.2 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 7.4 \end{aligned}$ | 1.27 | $\begin{aligned} & 10.65 \\ & 10.00 \end{aligned}$ | 1.4 | $\begin{aligned} & 1.1 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | 0.25 | 0.25 | 0.1 | $\begin{aligned} & 0.9 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 8^{\circ} \\ & 0^{\circ} \end{aligned}$ |
| inches | 0.10 | $\begin{aligned} & 0.012 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.096 \\ & 0.089 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\begin{aligned} & 0.013 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.61 \\ & 0.60 \end{aligned}$ | $\begin{aligned} & 0.30 \\ & 0.29 \end{aligned}$ | 0.050 | $\begin{aligned} & 0.419 \\ & 0.394 \end{aligned}$ | 0.055 | $\begin{aligned} & 0.043 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.043 \\ & 0.039 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.035 \\ & 0.016 \end{aligned}$ |  |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT137-1 | 075E05 | MS-013 |  | $\square$ ( | $\begin{aligned} & \hline-97-05-22 \\ & 99-12-27 \end{aligned}$ |

## 17 SOLDERING

### 17.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### 17.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.
Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to $250^{\circ} \mathrm{C}$. The top-surface temperature of the packages should preferable be kept below $220^{\circ} \mathrm{C}$ for thick/large packages, and below $235^{\circ} \mathrm{C}$ for small/thin packages.

### 17.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
- larger than or equal to 1.27 mm , the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm , the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.
The footprint must incorporate solder thieves at the downstream end.
- For packages with leads on four sides, the footprint must be placed at a $45^{\circ}$ angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.
A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 17.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage ( 24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

### 17.5 Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE | SOLDERING METHOD |  |
| :---: | :---: | :---: |
|  | WAVE | REFLOW ${ }^{(1)}$ |
| BGA, HBGA, LFBGA, SQFP, TFBGA <br> HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, SMS PLCC ${ }^{(3)}$, SO, SOJ <br> LQFP, QFP, TQFP <br> SSOP, TSSOP, VSO | not suitable <br> not suitable ${ }^{(2)}$ <br> suitable <br> not recommended ${ }^{(3)(4)}$ <br> not recommended(5) | suitable <br> suitable <br> suitable <br> suitable <br> suitable |

## Notes

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
3. If wave soldering is considered, then the package must be placed at a $45^{\circ}$ angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm .
5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm .

## 18 DATA SHEET STATUS

| DATA SHEET STATUS ${ }^{(1)}$ | PRODUCT <br> STATUS |  |
| :--- | :--- | :--- |
| Objective data | Development | This data sheet contains data from the objective specification for product <br> development. Philips Semiconductors reserves the right to change the <br> specification in any manner without notice. |
| Preliminary data | Qualification | This data sheet contains data from the preliminary specification. <br> Supplementary data will be published at a later date. Philips <br> Semiconductors reserves the right to change the specification without <br> notice, in order to improve the design and supply the best possible <br> product. |
| Product data | Production | This data sheet contains data from the product specification. Philips <br> Semiconductors reserves the right to make changes at any time in order <br> to improve the design, manufacturing and supply. Changes will be <br> communicated according to the Customer Product/Process Change <br> Notification (CPCN) procedure SNW-SQ-650A. |

## Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

## 19 DEFINITIONS

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 20 DISCLAIMERS

Life support applications - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors - a worldwide company

## Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 402724825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

