Am29C833/Am29C853/Am29C855 Am29C933/Am29C953/Am29C955

High-Performance CMOS Parity Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- · High-speed CMOS bidirectional bus transceivers
 - T-B delay = 6 ns typical
 - R-Parity delay = 9 ns typical
- Error flag with open-drain output
- Generates odd parity for all-zero protection
- Low standby power

- Am29C855 adds new functionality
- 200-mV typical input hysteresis on input data ports
- Ioi = 24 mA. Commercial and Military
- JEDEC FCT-compatible specs.
- Am29C900 DIP pinout option reduces lead inductance on V_{CC} and GND pins

GENERAL DESCRIPTION


The Am29C833, Am29C853, and Am29C855 are high-performance CMOS parity bus transceivers designed for two-way communications. Each device can be used as an 8-bit transceiver, as well as a 9-bit parity checker/generator. In the transmit mode, data is read at the R port and output at the T port with a parity bit. In the receive mode, data and parity are read at the T port, and the data is output at the R port along with the ERR flag showing the results of the parity test. Each of these devices is produced with AMD's exclusive CS-11 CMOS process, and features a typical propagation delay of 6 ns, as well as an output current drive of 24 mA.

In the Am29C833, the error flag is clocked and stored in a register which is read at the open-drain ERR output. The CLR input is used to clear the error flag register. In the Am29C853, a latch replaces this register, and the EN and CLR controls are used to pass, store, sample or clear the error flag output. When both output enables are disabled in the Am29C853 and Am29C833, parity logic defaults to the


transmit mode, so that the ERR pin reflects the parity of the R port. The Am29C855, a variation of the Am29C853, is designed so that when both output enables are HIGH, the ERR pin retains its current state

The output enables, $\overline{\text{OER}}$ and $\overline{\text{OET}}$, are used to force the port outputs to the high-impedance state so that other devices can drive bus lines directly. In addition, the user can force a parity error by enabling both $\overline{\text{OER}}$ and $\overline{\text{OET}}$ simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability.


The Am29C833, Am29C853, and Am29C855 are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks. In addition, a DIP pinout option, featuring center $V_{\rm CC}$ and GND pins, reduces the lead inductance of the $V_{\rm CC}$ and GND pins. The ordering part numbers for CMOS parity transceivers with this pinout are the Am29C933, Am29C953, and Am29C955; their pinouts are shown later in this data sheet




BLOCK DIAGRAMS* Am29C833




Am29C853



BLOCK DIAGRAMS (Cont'd.) Am29C855



CONNECTION DIAGRAMS TOP View



FUNCTION TABLES

Am29C833 (Register Option)

	Inputs								Out	puts		
ŌET	ŌĒR	CLR	CLK	Rį	Sum of H's of R _i	Tį	Sum of H's (T _I + Parity)	Rį	Tı	Parity	ERR	Function
L L L	1 1 1	X X X	X X X	HHLL	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA	H H L	רברב	NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H H	L	# # #	† † †	NA NA NA NA	NA NA NA	HHLL	ODD EVEN ODD EVEN	III	NA NA NA NA	NA NA NA	HL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
Х	x	L	×	Х	х	X	×	X	×	х	Н	Clear error flag register.
1111	111	IJII	X 1	X L H	X X ODD EVEN	X X X	X X X	Z Z Z Z	Z Z Z Z	Z Z Z Z	• H H L	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
L L L	L L L	××××	X X X	ובו	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	HLLL	HLHL	NA NA NA NA	Forced-error checking.

H = HIGH L = LOW ↑ = LOW-to-HIGH Transition of Clock

X = Don't Care or Irrelevant

Z = High Impedance
NA = Not Applicable
* = Store the State of the Last Receive Cycle

ODD = Odd Number EVEN = Even Number i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLE

Error Flag Output

Am29C833

Inp	uts	internal to Device	Outputs Pre-state	Output	
CLR	CLK	Point "P"	ERR _{n-1}	ERR	Function
Н	Ť	Н	Н	н	Sample
Н	Ť	X	L	L	(1's
Н	t	L	. X	L	Capture)
L	Х	Х	Х	Н	Clear

Note: OET is HIGH and OER is LOW.

FUNCTION TABLES (Cont'd.)

Am29C853 (Latch Option)

				Inputs					Out	puts		
OET	OER	CLR	ĒN	Ri	Sum of H's of R _I	Ti	Sum of H's (T _i + Parity)	Ri	Ti	Parity	ERR	Function
L L L	H H H	X X X	X X X	וווו	ODD EVEN ODD EVEN	NA NA NA	NA NA NA NA	NA NA NA	H H L	L I L I	NA NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H	L L L	L L L	L L L	NA NA NA NA	NA NA NA	HHLL	ODD EVEN ODD EVEN	HHLL	NA NA NA NA	NA NA NA NA	HLHL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
111	L L L	HHH	L L L	NA NA NA NA	NA NA NA NA	HHLL	ODD EVEN ODD EVEN	HHLL	NA NA NA NA	NA A A NA NA	HLHL	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
н	L	н	н	NA	NA	×	х	Х	NA	NA	•	Store the state of error flag latch.
Х	Х	L	Н	х	х	Х	×	х	NA	NA	Н	Clear error flag latch.
H	H H H	H X X	HLL	X X L	X X ODD EVEN	X X X	X X X	Z Z Z Z	Z Z Z Z	Z Z Z Z		Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
L	L L L	X X X	X X X	HHLL	ODD EVEN ODD EVEN	NA NA NA	NA NA NA NA	NA NA NA NA	H H L	# L # L	NA NA NA NA	Forced-error checking

Am29C855 (Latch Option)

				Inputs					Out	puts		
OET	OER	CLR	EN	Rį	Sum of H's of R _i	Τį	Sum of L's (T _i + Parity)	Rį	Tį	Parity	ERR	Function
L L L	H H H	X X X	X X X	H H L L	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	HLL	ILIL	• • •	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H	L L L	L L L		NA NA NA NA	NA NA NA NA	HLL	ODD EVEN ODD EVEN	HHLL	NA NA NA NA	NA A A A A A A A A A A A A A A A A A A	HLHL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
H H H	L L L	111	LLL	NA NA NA NA	NA NA NA NA	HHLL	ODD EVEN ODD EVEN	HHLL	NA NA NA	NA A A A A A A A A A A A A A A A A A A		Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
н	L	Н	Н	NA	NA	×	×	×	NA	NA	•	Store the state of error flag latch.
Х	X	L	Н	х	х	х	×	×	NA	NA	н	Clear error flag latch.
H	Н	H	Н	×	×	×	×	ž	Z Z	Z	н	Both transmitting and receiving paths are disabled.
L L L	L L L	X X X	X X X	H L L	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H H L	HLHL	•	Forced-error checking.

H = HIGH L = LOW X = Don't Care or Irrelevant

Z = High Impedance
NA = Not Applicable
* = Store the State of the Last
Receive Cycle

ODD = Odd Number EVEN = Even Number i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLE Error Flag Output

Am29C853/Am29C855


Inp	uts	Internal to Device	Outputs Pre-state	Output	
EN	CLA	Point "P"	ERR _{n-1}	ERR	Function
L	L L	L H	X X	Ł H	Pass
L L	HHH	X F	ХГH	L	Sample (1's Capture)
Н	L	Х	Х	н	Clear
H	H	X X	LΗ	H	Store

Note: OFT is HIGH and OFR is LOW

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Co	mbinations
AM29C833	
AM29C853	PC, PCB, DC, DCB, DE, SC, JC, LC
AM29C855	52, 66, 66, 26
AM29C933	
AM29C953	PC, PCB, DC, DCB, DE, SC, JC, LC PC, PCB, DC, DCB, DC, DCB, DE, DCB, DE
AM29C955	

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

API. Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid	Combinations
AM29C833	
AM29C853	/BLA, /BKA, /B3A
AM29C855	
AM29C933	
AM29C953	/BLA
AM29C955	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C833/Am29C853/Am29C855

OER Output Enable-Receive (Input, Active LOW)

When LOW in conjunction with OET HIGH, the devices are in the Receive mode (R_i are outputs, T_i and Parity are inputs).

OET Output Enable-Transmit (Input, Active LOW)

When LOW in conjunction with \overrightarrow{OER} HIGH, the devices are in the Transmit mode (R_i are inputs, T_i and Parity are outputs).

Ri Receive Port (Input/Output, Three-State)

R_i are the 8-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

Ti Transmit Port (Input/Output, Three-State)

T_i are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Parity Parity Flag (Input/Output, Three-State)

In the Transmit mode, the Parity signal is an active output used to generate odd parity. In the Receive mode, the Ti and Parity inputs are combined and checked for odd parity. When both output enables are HIGH, the Parity Flag is in the high impedance state. When both output enables are LOW, the Parity bit forces a parity error.

Am29C833 Only

ERR Error Flag (Output, Open Drain)

In the Receive mode, the parity of the T_i bits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the register is cleared.

CLR Clear (Input. Active LOW)

When CLR goes LOW, the Error Flag Register is cleared (ERR goes HIGH).

CLK Clock (Input. Positive Edge-Triggered)

This pin is the clock input for the Error Flag register.

Am29C853/Am29C855 Only

ERR Error Flag (Output, Open Drain)

In the Receive mode, the parity of the T_i bits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the latch is cleared. In the Am29C855, the error flag will retain its previous state when OET and OER are HIGH.

CLR Clear (Input. Active LOW)

When CLR goes LOW and EN is HIGH, the Error Flag latch is cleared (ERR goes HIGH).

EN Latch Enable (Input, Active LOW)

This pin is the latch enable for the Error Flag latch.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Supply Voltage to Ground Potential
Continuous0.5 V to +7.0 V
DC Output Voltage0.5 V to V _{CC} + 0.5 V
DC Input Voltage0.5 V to V _{CC} + 0.5 V
DC Output Diode Current: Into Output+50 mA
Out of Output50 mA
DC Input Diode Current: Into Input + 20 mA
Out of Input20 mA
DC Output Current per Pin: ISINK+48 mA (2 x IOL)
ISOURCE30 mA (2 x IOH)
Total DC Ground Current (n x loL + m x lcCT) mA (Note 1)
Total DC V _{CC} Current (n x I _{OH} + m x I _{CCT}) mA (Note 1)

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0 to +70°C
Supply Voltage	+ 4.5 V to +5.5 V
Military (M) Devices	
Temperature (T _A)	55 to +125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		Test	Cond	itions		Min.	Max.	Units
Vон	Output HIGH Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}					2.4		Volts
VOL	Output LOW Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}						0.5	Volts
						All Inputs	2.0		٧
ViH	Input HIGH Voltage		Guaranteed Input Logica HIGH Voltage (Note 2)			CLR	3.0		V
		, , , , , , , , , , , , , , , , , , ,		ľ	Am29C833	Remaining Inputs	2.0	2.0	٧
VIL	Input LOW Voltage		Guaranteed Input Logical LOW Voltage for All Inputs (Note 2)					0.8	Volt
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN}	V _{CC} = 4.5 V, I _{IN} = -18 mA					-1.2	Volt
I	Input LOW Current		V _{CC} = 5.5 V		V _{IN} = 0.0 V			- 10	μΑ
IIL	Imput 2044 Current	Input Only		V _{IN} = 0.4 V				-5	Ĺ
Тин	Input HIGH Current	V _{CC} = 5.5 V		V _{IN} = 2.7 V				5	μА
אוי	mpat man constit	Input Only		V _{IN} = 5.5 V				10	<u> </u>
		V _{CC} = 5.5 V		V _{OUT} = 2.7 V V _{OUT} = 5.5 V V _{OUT} = 0.4 V				15	μΑ
lozh	Output Off-State Current	1/O Port						20	μ,
	(High Impedance)	V _{CC} = 5.5 V					<u> </u>	- 15	μΑ
IOZL		I/O Port		Vout	= 0.0 V			-20	
Isc	Output Short-Circuit Current	V _{CC} = 5.5 V, V ₀	= 0 V	Note 3)		-60		m/
1				V _C C o			ļ	160	μΑ
lcca		V _{CC} = 5.5 V	GND	GND		ſ'L		120	
,,	Static Supply Current	Outputs Open				R _i , T _i , Parity		3.0	
ГССТ			V _{IN} = 3.		3.4 V CLR, EN, OET, OER			1.5 n	mA/
lccp†	Dynamic Supply Current	V _{CC} = 5.5 V (No	V _{CC} = 5.5 V (Note 4)					400	μΑ/E MH

Notes: 1. n = number outputs, m = number of inputs.

^{2.} Input thresholds are tested in combination with other DC parameters or by correlation.

^{3.} Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.

Measured at a frequency ≤ 10 MHz with 50% duty cycle.

[†] Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products. Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)


				CO	M'L	M		
Parameter Symbol	Parameter Description		Test Conditions*	Min.	Max.	Min.	Max.	Units
tplH					15		18	ns
t _{PHL}	Propagation Delay R _i to T _i , T _i to	Hi			15		18	ns
^t PLH	B				19		23	ns
t _{PHL}	Propagation Delay R _i to Parity				19		23	ns
^t zн	Output Enable Time OER, OET t	to R _i , T _i and]		15		18	ns
t _{ZL}	Parity				15		18	ns
tHZ	Output Disable Time OER, OET	to R _i , T _i and	1		15		18	пѕ
tLZ	Parity				15		18	ns
ts	T _i , Parity to CLK Setup Time (No	ote 1)	1	18		21		ns
tH	T _i , Parity to CLK Hold Time (Not	le 1)	C _L = 50 pF	0		2	<u> </u>	ns
tREC_	Clear (CLR) to CLK Setup	Time (Note 2)	$R_1 = 500' \Omega$ $R_2 = 500' \Omega$	15		18		ns
tрwн	Clock Pulse Width (Note 1)	HIGH		6		9		ns
t _{PWL}	Clock Folse Width (Note 1)	LOW		6		9		ns
tpwL	Clear Pulse Width	LOW		6		9		ns
tehl	Propagation Delay CLK to ERR ((Note 1)			15		18	ns
tРLН	Propagation Delay CLR to ERR]		20		23	ns
tPLH	Propagation-Delay Ti, Parity to Ef	3B			29		33	ns
t _{PHL}	(PASS Mode Only) Am29C853/85				25		28	ns
tpLH			1		22		25	ns
t _{PHL}	Propagation Delay OER to Parity				22		25	ns


*See test circuit and waveforms.

Notes: 1. For Am29C853/Am29C855, replace CLK with EN.


2. Applies only to Am29C833.

PD3024





CD3024




*For reference only.


1954 G-03

T-90-20

PL 028


PACKAGE OUTLINES (Cont'd.)





PID # 06751E

CL 028



PIO # 06595D

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA TEL: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450

© 1988 Advanced Micro Devices, Inc. Printed in U.S.A. AIS-WCP-20M-01/88-0