

# 256 Kilobit (32,768 x 8-Bit) CMOS ExpressROM Device

## Advanced Micro Devices

### **DISTINCTIVE CHARACTERISTICS**

- As an OTP EPROM alternative:
  - Factory optimized programming
  - Fully tested and guaranteed
- As a Mask ROM alternative:
  - Shorter leadtime
  - Lower volume per code
- Fast access time
  - 55 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout
- ±10% power supply tolerance

- High noise immunity
- Low power dissipation
  - 20 μA typical CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP), Plastic Leaded Chip Carrier (PLCC), and Thin Small Outline Package (TSOP)
- Latch-up protected to 100 mA from -1 V to Vcc+1 V
- Versatile features for simple interfacing
  - Both CMOS and TTL input/output compatibility
  - Two line control functions


### **GENERAL DESCRIPTION**

The Am27X256 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 32,768 by 8 bits and is available in plastic dual in-line (PDIP), plastic leaded chip carrier (PLCC), and thin small outline (TSOP) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 55 ns allow operation with highperformance microprocessors with reduced WAIT states. The Am27X256 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100  $\mu$ W in standby mode.

### **BLOCK DIAGRAM**



12082E-1


Publication# 12082 Rev. E Amendment /0 Issue Date: May 1995

## PRODUCT SELECTOR GUIDE

Family Part No.	Am27X256						
Ordering Part No: Vcc±5%							-255
V <sub>cc</sub> ±10%	-55	-70	-90	-120	-150	-200	
Max Access Time (ns)	55	70	90	120	150	200	250
CE (E) Access (ns)	55	70	90	120	150	200	250
OE (G) Access (ns)	35	40	40	50	50	50	50


### **CONNECTION DIAGRAMS**

**Top View** 



1. JEDEC nomenclature is in parentheses.

TSOP\*



\*Contact local AMD sales office for package availability

Am27X256

## **PIN DESIGNATIONS**

A0-A14

= Address Inputs

CE (E)

= Chip Enable Input

DQ0-DQ7 = Data Inputs/Outputs

NC

DU

= No External Connection (Do Not Use)

OE (G)

= No Internal Connection = Output Enable Input

Vcc

= Vcc Supply Voltage


 $V_{PP}$ 

= Program Voltage Input

Vss


= Ground

## LOGIC SYMBOL



# ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



Valid Comi	Valid Combinations					
AM27X256-55	JC, PC					
AM27X256-70						
AM27X256-90	]					
AM27X256-120	PC, JC, PI, JI, EC, EI					
AM27X256-150						
AM27X256-200						
AM27X256-255						

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

# FUNCTIONAL DESCRIPTION Read Mode

The Am27X256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from  $\overline{\text{CE}}$  to output (tce). Data is available at the outputs toe after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been LOW and addresses have been stable for at least tacc—toe.

### Standby Mode

The Am27X256 has a CMOS standby mode which reduces the maximum  $V_{\rm CC}$  current to 100  $\mu$ A. It is placed in CMOS-standby when  $\overline{\rm CE}$  is at  $V_{\rm CC} \pm 0.3$  V. The Am27X256 also has a TTL-standby mode which reduces the maximum  $V_{\rm CC}$  current to 1.0 mA. It is placed in TTL-standby when  $\overline{\rm CE}$  is at V<sub>IH</sub>. When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{\rm OE}$  input.

### **Output OR-Tieing**

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that  $\overline{\text{CE}}$  be decoded and used as the primary device-selecting function, while  $\overline{\text{OE}}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## **System Applications**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a 4.7-µF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

### **MODE SELECT TABLE**

Mode	Pins CE	ŌE	Vpp	Outputs
Read	VIL	VIL	х	DOUT
Output Disable	х	ViH	x	Hi-Z
Standby (TTL)	ViH	х	x	Hi-Z
Standby (CMOS)	Vcc ± 0.3 V	х	×	Hi-Z

#### Note:

1. X = Either VIH or VIL



### **ABSOLUTE MAXIMUM RATINGS**

ADOULT III III III III III III III III III I
Storage Temperature OTP Products65°C to +125°C
Ambient Temperature with Power Applied55°C to +125°C
$ \begin{array}{llllllllllllllllllllllllllllllllllll$

### Note:

 Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V<sub>CC</sub> + 0.5 V which may overshoot to V<sub>CC</sub> + 2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

### **OPERATING RANGES**

ı	Commercial (C) Devices Ambient Temperature (T <sub>A</sub> ) 0°C to +70°C
İ	Industrial (I) Devices Ambient Temperature (T <sub>A</sub> )40°C to +85°C
	Supply Read Voltages Vcc for Am27X256-255 +4.75 V to +5.25 V
	V <sub>CC</sub> for all other valid combinations +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	Іон = − 400 μА	2.4		V
Vol	Output LOW Voltage	loL = 2.1 mA		0.45	v
ViH	Input HIGH Voltage		2.0	Vcc+ 0.5	V
V <sub>IL</sub>	Input LOW Voltage		-0.5	+0.8	V
l <sub>Li</sub>	Input Load Current	V <sub>IN</sub> = 0 V to +V <sub>CC</sub>		1.0	μА
ILO	Output Leakage Current	Vout = 0 V to +Vcc		1.0	μА
Icc1	Vcc Active Current (Note 3)	CE = V <sub>IL</sub> f = 10 MHz, lout = 0 mA		25	mA
lcc2	Vcc TTL Standby Current	CE = V <sub>IH</sub>		1.0	mA
Іссз	Vcc CMOS Standby Current	CE = Vcc ± 0.3 V		100	μА

#### Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: the Am27X256 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3.  $I_{CC1}$  is tested with  $\overline{OE} = V_{IH}$  to simulate open outputs.
- Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns.
   Maximum DC Voltage on output pins is V<sub>CC</sub> + 0.5 V, which may overshoot to V<sub>CC</sub> + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

12082E-6




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

12082E-7



### CAPACITANCE

				PD 028		PL 032		TS 032	
Parameter Symbol	Parameter Description	Test Conditions	Тур	Max	Тур	Max	Тур	Max	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 0 V	6	10	8	12	10	12	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 0 V	8	10	8	12	12	14	pF

#### Notes:

1. This parameter is only sampled and not 100% tested.

2.  $T_A = +25^{\circ}C$ , f = 1 MHz.

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4)

	meter						/	Am27X	256			
Sym	bols Standard	Parameter Description	Test Conditions		-55	-70	-90	-120	-150	-200	-255	Unit
tavov	tacc	Address to	CE = OE =	Min	_	_	-	-		-	-	
,,,,_,		Output Delay	VIL	Max	55	70	90	120	150	200	250	ns
tELQV	tce	Chip Enable to	OE = VIL	Min	-	_	_	- I		_		
TELOV	, OL	Output Delay		Max	55	70	90	120	150	200	250	ns
tgLQV	toe	Output Enable to	CE = VIL	Min	_	-						l
		Output Delay		Max	35	40	40	50	50	50	50	ns
tehoz	tDF	Chip Enable HIGH or		Min	0_	0	0	0	0_	0	0_	
tgHQZ	(Note 2)	Output Enable HIGH, whichever comes first, to Output Float		Max	25	25	25	30	30	30	30	ns
taxox	ton	Output Hold from		Min	0	0	0	0	0	0	0	Į.
		Addresses, CE, or OE, whichever occurred first		Max	-	_	_					ns

#### Notes:

1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.

2. This parameter is only sampled and not 100% tested.

3. Caution: The Am27X256 must not be removed from (or inserted into) a socket or board when Vpp or Vcc is applied.

4. For the -55 and -70:

Output Load: 1 TTL gate and CL = 30 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0 V to 3 V

Timing Measurement Reference Level: 1.5 V for inputs and outputs


For all other versions:

Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs


### **SWITCHING TEST CIRCUIT**



C<sub>L</sub> = 100 pF including jig capacitance (30 pF for -55 and -70)

## **SWITCHING TEST WAVEFORM**





12082E-9

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -55 and -70.

## **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
$\longrightarrow$	Does Not Apply	Center Line is High- Impedance "Off" State


KS000010


## **SWITCHING WAVEFORMS**



### Notes:

- 1. OE may be delayed up to tACC-toEafter the falling edge of the addresses without impact on tACC.
- 2. tor is specified from OE or CE, whichever occurs first.






NOTE: Tgroup = signals driven by a Target = I/O, C/D, MSG, REQ

### **RESPONSE TO SELECTION (AS A TARGET)**

Symbol	Characteristic	Min	Max	Units
t <sub>SLBH</sub>	SEL In Low to BSY In High	A 1		ns
t <sub>iVBH</sub>	"OR-ED" ID Valid In to BSY In High	A Fig.	A	ns
t <sub>BHBL</sub>		oly 19.41	200	us
t <sub>BLOI</sub>	BSY Out Low to "OR-ED." ID Invalid in	0		ns
t <sub>BLSH</sub>	BSY Out Low to SEL In High	0		ns
tavsh T	ATN Valid In to SEL In High	0		ns
t <sub>SHIO</sub>	SEL in High to Tgroup Out	100		ns



NOTE: Tgroup = signals driven by a Target = I/O, C/D, MSG, REQ


11853-028A

Am33C93A

4-69

## RESELECTING AN INITIATOR (AS A TARGET)

T-52-33-27



NOTE: Tgroup = signals driven by a Target =  $\overline{C/D}$ ,  $\overline{MSG}$ ,  $\overline{REQ}$ Igroup = signals driven by an Initiator = ATN, ACK

11853-029A


			<u> </u>	TION (AS AN INITIATOR)		
Units	Max	Min		stic	ol Character	Symbol
ns		_ Q_ (*)		to BSY In High		t <sub>SLBH</sub>
ns	<b>3</b>	(0)	. 64	Valid In to BSY In High		t <sub>IVBH</sub>
ns		01	MB B	to BSY In High 💢 🐧 🧌	1/O In Low	t <sub>ILBH</sub>
ns		100°	oup Out	ID Valld , BSY High to Igrou	SEL Low,	t <sub>BHAO</sub>
ns		100	<i>ऀ</i> ∄ 19 .	Qut to BSY Out Low	Igroup Vali	t <sub>AVBL</sub>
μs	200	0.4		h to BSY Out Low 1 12	BSY In Hig	t <sub>BHBL</sub>
ns		0	in	w to "OR-ED" ID Invalid In		t <sub>BLOI</sub> ,
ns		0		ywtò SEL In High		t <sub>BLSH</sub>
nş		0		n to BSY Out High	SEA In Hig	t <sub>shbh</sub>
1 SHBI		SH P	t BLS	1BHBL	1 SLBH	BSY
	<b>-</b> .	<u>*</u>   		1 BLO1	tiven	DBx —
			AVBL	<del>X</del> \		Igroup —
				■ BHAO, I	100	1/0
			- tAVBL		t <sub>ILBH</sub>	_

Tgroup = signals driven by a Target = C/D, MSG, REQ Igroup = signals driven by an Initiator = ATN, ACK \*\*\* BSY will still be driven by the reselecting target.

11853-030A

## RECEIVE ASYNCHRONOUS INFORMATION TRANSFER IN (ACTING AS AN INITIATOR)


Symbol	Characteristic	Min	Max	Units	T-52-33-27
t <sub>SHPC</sub>	SEL In High to Phase Change In	0		ns	1-32-33-27
t <sub>ilDT</sub>	I/O in Low to Data Bus TRISTATE	0	125	ns	
t <sub>PCRL</sub>	Phase Change In to REQ In Low	13400		ns	
t <sub>DVRL</sub>	Data Valid In to REQ In Low	\ 0 \ \		ns	
t <sub>RLAL</sub>	REO In Low to ACK Out Low	0.	175	ns	
t <sub>ALDI</sub>	ACK Out Low to Data Invalid in	0		ns	
t <sub>ALRH</sub>	ACK Out Low to REQ In High	0		ns	
t <sub>RHAH</sub>	REQ In High to ACK Out High	0	175	ns	
tAHPC	ACK Out High to Phase Change In	0		ns	





### SEND ASYNCHRONOUS INFORMATION TRANSFER IN (ACTING AS A TARGET)


Symbol	Characteristic	Min	Max	Units
t <sub>SHPC</sub>	SEL In High to Phase Change Out	100	. #	ns
t <sub>ILDO</sub>	1/O Out Low to Data Out	800		ns
t <sub>DVRL</sub>	Data Out Valid to REQ Out Low	<b>∏55</b> 🔭		ns
t <sub>PCRL</sub>	Phase Change Out to REQ Our Low	500	4	ns
t <sub>RLAL</sub>	REQ Out Low to ACR in Low	0		ns
t <sub>ALRH</sub>	ACK in Low to REO Out High	0	175	ns
taldi (	ACK in Low to Data Out Invalid	0		ns
t <sub>RHAH</sub>	REC Out High to ACK In High	0		ns
t <sub>AHPC</sub>	ACK In High to Phase Change Out	100		ns
t <sub>AHRL</sub>	ACK In High to REQ Out Low	0	175	ns



ATN NOTE: Phase = signals that define the bus phase C/D, MSG

## SEND ASYNCHRONOUS INFORMATION TRANSFER OUT (ACTING AS AN INITIATOR)

Symbo	I Characteristic	Min	Max	Units
t <sub>SHPC</sub>	SEL In High to Phase Change In	0	~0	ns
t <sub>IHDO</sub>	I/O In High to Data Out	A ST		ns
t <sub>PCRL</sub>	Phase Change In to REQ In Low	400	LI D	ns
t <sub>rlal</sub>	REQ In Low to ACK Out Low	1 0 1	175	ns
t <sub>DVAL</sub>	Data Out Valid to ACK Out Low	55	•	ns
t <sub>ALRH</sub>	ACK Out Low to REO In High	0		ns
t <sub>rhah</sub>	REO In High to ACK Out High	0:	175	ns
t <sub>RHDI</sub>	REQ In High to Data Out Invalid	0		ns
t <sub>AHPC</sub>	ACK Out High to Phase Change In	0		ns



NOTE: Phase = signals that define the bus phase C/D, MSG


11853-033A

4-72

Am33C93A

### RECEIVE ASYNCHRONOUS INFORMATION TRANSFER OUT (ACTING AS A TARGET)

Symbo	ol	Characteristic	Min	Max	Units	T 50 00
t <sub>SHPC</sub>		SEL In High to Phase Change Out	100		ns	T-52-33-27
t <sub>IHDT</sub>		I/O Out High to Data Bus TRISTATE	0-	4	ns	
t <sub>PCRL</sub>		Phase Change to REQ Out Low	500 🥳	PR	ns	
t <sub>RLAL</sub>		REQ Out Low to ACK In Low	(A)	M P	ns	
t <sub>DVAL</sub>		Data In Valid to ACK In Low	0	A 13 .	ns	
t <sub>ALRH</sub>		ACK In Low to REQ Out High	10	175	ns	
t <sub>RHDI</sub>	4	REQ Out High to Data in Invalid	0	-	ns	
t <sub>RHAH</sub>	F P	REO Out High to ACK in High	0		ns	
t <sub>AHPC</sub>	13.00	ACK in High to Phase Change Out	0		ns	
t <sub>AHRL</sub>	M	ACK In High to REQ Out Low	0	175	ns	



NOTE: Phase = signals that define the bus phase C/D, MSG

11853-034A

## RECEIVE SYNCHRONOUS INFORMATION TRANSFER IN (ACTING AS AN INITIATOR)

Symbol	Characteristic	Min	Max	Units
t <sub>DVRL</sub>	Data Valid In to REQ In Low	0	- 4 月	ns
t <sub>RLDI</sub>	REQ In Low to DATA Invalid	n 45 5		ns
t <sub>RLRH</sub>	REQ In Low to REQ In High	50		ns
t <sub>RHRL</sub>	REQ In Highto REQ In Low	50 17	3 2	ns
talah	ACK Out to Mito ACK Out High	Tcyc-10		ns
TAHAL T	ACK Out High to ACK Out Low	Tcyc-25		ns
t <sub>AHPC</sub>	ACK Out High to Phase Change	0		ns

Parameters  $t_{\rm SHPC}$ ,  $t_{\rm ILDT}$ , and  $t_{\rm PCRL}$  are also applicable and are identical to those in Receive Asynchronous Information Transfer In (Acting as an Initiator), top of page 37.