

S-90  
RES

001590

T 1590

Orig

SMC

# High Performance Dual (Hard/Floppy Disk) Data Separator DDS

## FEATURES

- Single chip combines high performance analog hard disk data separator and high resolution digital floppy disk data separator
- Significantly reduces component count in hard disk and floppy systems
- Completely compatible with the HDC 9224 Universal Disk Controller
- Eliminates all tuning and tweaking normally required by analog data separators
- Built-in hard disk write precompensation logic
- Fabricated in CMOS technology
- Single +5V supply
- TTL Compatible

## PIN CONFIGURATION

CD <sub>0</sub>	<input type="checkbox"/> 1	28	<input type="checkbox"/> 2XRDCLK
CD <sub>1</sub>	<input type="checkbox"/> 2	27	<input type="checkbox"/> RESET
RCLK	<input type="checkbox"/> 3	26	<input type="checkbox"/> V <sub>CC</sub>
RDATA	<input type="checkbox"/> 4	25	<input type="checkbox"/> DLY30
EARLY	<input type="checkbox"/> 5	24	<input type="checkbox"/> DLY40
LATE	<input type="checkbox"/> 6	23	<input type="checkbox"/> VCOOUT
WDATA	<input type="checkbox"/> 7	22	<input type="checkbox"/> DLYDAT
10MHZOUT	<input type="checkbox"/> 8	21	<input type="checkbox"/> XDL
20MHz/XTAL <sub>1</sub>	<input type="checkbox"/> 9	20	<input type="checkbox"/> DLY50
XTAL <sub>2</sub>	<input type="checkbox"/> 10	19	<input type="checkbox"/> PMPUP
5MHZOUT	<input type="checkbox"/> 11	18	<input type="checkbox"/> PMPDWN
WRGATE	<input type="checkbox"/> 12	17	<input type="checkbox"/> 4XVCO
RDGATE	<input type="checkbox"/> 13	16	<input type="checkbox"/> RD IN
GND	<input type="checkbox"/> 14	15	<input type="checkbox"/> WDOUT

PACKAGE: 28-pin DIP



## GENERAL DESCRIPTION

The HDC 9227 Universal Disk Data Separator (UDDS) is a 28 pin CMOS/LSI device, which when used with the HDC 9224 Universal Disk Controller significantly simplifies the design of the hard disk/floppy disk sub-system.

Internally, a precision floppy disk digital data separator is

combined with the digital portion of a high performance, self tuning analog hard disk data separator.

By reducing the number of critical discrete components to a minimum and eliminating all critical adjustments, the HDC 9227 simplifies the task of the system designer.



## DESCRIPTION OF PIN FUNCTIONS

PIN #	NAME	SYMBOL	DESCRIPTION
1, 2	CLOCK DIVISOR 0 AND 1	CD <sub>0</sub> , CD <sub>1</sub>	CD <sub>0</sub> and CD <sub>1</sub> control the internal clock divider circuit and hard/floppy mode. See table 1.
3	READ CLOCK	RCLK	For hard disks this clock has a nominal frequency of 5 MHz and defines the half bit boundaries of the RDATA output. For floppy disks it is the clock derived from the floppy disk drive serial bit stream.
4	READ DATA	RDATA	This output is a regenerated version of the raw read data from the drive, either hard or floppy, which satisfies the timing of the HDC 9224.
5	EARLY	EARLY	This input is generated by the Hard Disk Controller. In the hard disk mode it causes the data separator to output WDOUT early with respect to WDATA. In the floppy mode this input has no effect, as floppy precompensation is provided by the HDC 9224.
6	LATE	LATE	This input is generated by the Hard Disk Controller. In the hard disk mode it causes the data separator to output WDOUT late with respect to WDATA. In the floppy mode this input has no effect, as floppy precompensation is provided by the HDC 9224.
7	WRITE DATA	WDATA	This input is the write waveform generated by the Hard Disk Controller. In the hard disk mode this waveform is passed through the data separator and is delayed according to the write precompensation inputs EARLY and LATE. When in the floppy mode precompensation is handled by the HDC 9224.
8	10 MHz OUTPUT	10MHzOUT	This output is a 10 MHz signal derived from XTAL <sub>1</sub> and XTAL <sub>2</sub> . It is typically used as a 10 MHz clock for the HDC 9224.
9, 10	CRYSTAL 1, 2	20MHz/XTAL <sub>1</sub> , XTAL <sub>2</sub>	A 20 MHz crystal may be connected between these two pins. If a TTL signal is used in place of a crystal, the TTL signal should be connected to the 20 MHz/XTAL <sub>1</sub> input and the XTAL <sub>2</sub> output should be disconnected.
11	5 MHz OUTPUT	5MHzOUT	This output is the 10 MHz output divided by two. It is normally connected to the HDC 9224 DMACK input when the HDC 9225 chip is not being used.
12	WRITE GATE	WRGATE	This is the WRITE GATE input generated by the Hard Disk Controller. When low, the signal at the RDIN input is selected and output to the delay line via the XDL pin. When high (write mode), the signal at the WDATA input is selected and output to the delay line via the XDL pin for precompensation purposes (hard disk mode).
13	READ GATE	RDGATE	In hard disk mode, this active-high input signal, upon assertion, will permit the VCO to begin locking on the incoming data from the drive. When RDGATE is low, the VCO will lock on to a 5 MHz signal (20 MHz/4).
14	GROUND	GND	This is the ground pin for the device.
15	WRITE DATA OUT	WDOUT	This output is the precompensated WDATA signal. This output is the write data signal connected to the hard or floppy drive.
16	READ DATA IN	RDIN	This input receives data from the drive.
17	4XVCO	4XVCO	This signal is the output of the external VCO and runs at a frequency equal to four times the hard disk data rate. This signal is divided by two and then feeds the phase comparator to generate the PMPUP and PMPDWN signal. It is also divided by four and output as the RCLK signal when in the hard disk mode.
18	PUMP DOWN	PMPDWN	When asserted low, this output will decrease the frequency of the VCO.
19	PUMP UP	PMPUP	When asserted low, this output will increase the frequency of the VCO.
20	DELAY50	DLY50	This input is a 50ns delay of the XDL signal. The 50ns tap is used to arm the phase detector and to create a relocked version of the raw read data from the hard disk drive. This input is also used (in conjunction with DLY40 and DLY30) to generate the hard disk precompensation delays.

## DESCRIPTION OF PIN FUNCTIONS

PIN #	NAME	SYMBOL	DESCRIPTION
21	XDL	XDL	During write operations when WGATE is asserted, this output is identical to WDATA. XDL is output to the delay line thus creating precise delays which are used during write precompensation. When WGATE is not asserted, this output is the raw read data on the RDIN input. XDL is output to the delay line and is used to provide proper arming for the phase comparator and clocking for the reclocking circuitry.
22	TEST OUTPUT	DLYDAT	Leave disconnected.
23	TEST OUTPUT	VCOOUT	Leave disconnected.
24, 25	DELAY40 DELAY30	DLY 40, DLY 30	These inputs are delays of 40 and 30ns of the XDL signal. The 40, 50 and 30ns delays are used respectively for nominal, late and early positioning of the bits respectively in the WDOUT signal when in the hard disk mode.
26	5 VOLTS	+ 5V	This pin is the + 5V power pin for the device.
27	RESET	RESET	For test only. Connect to + 5V or leave disconnected.
28	2XRDCLK	2XRDCLK	When in the HARD DISK mode this output is nominally 10 MHz. When in the FLOPPY mode this output is nominally 250KHz, 500KHz or 1 MHz depending on the selected transfer rate.  NOTE: This output is undefined when switching between data rates, modes and during "LOCK TIME" associated with the switching of RDGATE.

## DESCRIPTION OF OPERATION

The HDC 9227 contains a complete, high performance, digital data separator for floppy disk use as well as the digital portion of an analog data separator for hard disk use.

### HARD DISK MODE

(Selected when BOTH  $CD_0$  and  $CD_1 = 0$ )

When in the hard disk mode, the HDC 9227, in conjunction with the HDC 9223, an external tapped delay line and filter (shown in Schematic 2) allows a system designer to implement a phase locked loop to perform phase and frequency locking onto MFM encoded data from a Winchester hard disk.

In MFM format a pulse on RDIN corresponds not to a 1 or a 0 but to a flux transition on the media. These flux transitions can be spaced at T, 1.5T, or 2T, time intervals where the data transfer bit rate is  $T = 1/\text{Freq.}$  For the ST 506 drive,  $\text{Freq.} = 5\text{MHz}$  and the flux transitions may be spaced at 200, 300 or 400 nanoseconds.

Due to the phenomena of magnetic storage, the bit spacing is not constant but instead will vary due to magnetic effects and drive rotational speed variation. To compensate for this, the HDC 9227 takes the Read Data from the drive and generates two signals, RDATA and RCLK. The RCLK signal, derived from the VCO, changes period as a function of the variations in the disk data, permitting the data from the drive to be correctly clocked into the HDC 9224 independent of bit spacing variations on the media.

The VCO runs nominally at 20 MHz since the bit spacing can change in 100 ns increments and the oscillator must have the ability to adjust its frequency at this interval. The HDC 9227 divides  $4XVCO$  by 2 and compares the phase of this signal to the incoming data. The positive edge of RDIN arms the phase detector for sampling the phase of the two signals. The positive edge of  $4XVCO/2$  asserts PMPDN. The positive edge of DLY50 asserts PMPUP. Sampling is terminated when PMPUP and PMPDN are both asserted. The signal RCLK is generated by dividing  $4XVCO$  by four.

When the HDC 9224 wants to read data from the disk, it asserts RGATE. This signal tells the phase locked loop to acquire bit synchronization. If Read Gate is inactive, the VCO will be locked to a crystal controlled signal of 5 MHz.

The HDC 9227 also performs hard disk write precompensation. Certain bit patterns, when written and then read back, are shifted either late or early depending on the bit pattern. Since this "bit" or "peak shift" is predictable, intentionally writing these bits late or early will compensate for the shift during read back.

The HDC 9224 recognizes these patterns, and in addition to producing the write data waveform, will generate the signals EARLY or LATE to allow the HDC 9227 to write the bits at the appropriate time. Typically, bits are written early or late by 10 ns. The last 3 taps of the delay line allow the HDC 9227 to implement the precompensation as a function of the EARLY and LATE signals. The final output write waveform is presented to the drive on the WDOUT pin.

### FLOPPY DISK MODE

(Selected when either  $CD_0$  or  $CD_1 = 1$ )

When in the floppy mode the high performance digital data separator will accept data from the drive at 125K, 250K, or 500K data rates and output the appropriate regenerated clock and data signals.

The heart of the digital floppy disk data separator section is a synthetic oscillator phase locked loop. One half-bit cell of the incoming data stream corresponds to one cycle of the synthetic oscillator. Each oscillator cycle consists nominally of 20 phase slices. The circuit therefore needs a phase slice clock with a frequency of 20 times the half-bit cell time.

Detection of an input pulse away from the center "slot" of the half-bit cell causes a phase correction to be applied to the synthetic oscillator, bringing the center of the half-bit cell closer to the pulse.

A short history of input pulse detections (which induce phase corrections by the HDC 9227) is kept. This history is used to allow subsequent phase corrections to request upward or downward changes in center frequency, and helps compensate for drive speed variations.

Since the HDC 9227 provides a precompensated WDOUT (write data output) for floppy disks, this signal can be tied directly to the floppy drive and contains the precompensated write data required by the drive.

## MAXIMUM GUARANTEED RATINGS

Operating Temperature Range .....	0 to 70 C
Storage Temperature Range .....	- 55 C to + 150 C
Lead Temperature (soldering, 10 sec) .....	+ 300 C
Positive Voltage on any Pin, with respect to Ground .....	$V_{CC} + 0.5V$
Negative Voltage on any Pin, with respect to Ground .....	- 0.5V

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied.

NOTE: When powering this device from laboratory or system power supplies, it is important that the "Maximum Guaranteed Ratings" not be exceeded, or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when AC power is switched off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists it is suggested that a clamp circuit be used.

**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.








## DC ELECTRICAL SPECIFICATIONS (TA = 0 C to 70 C, V<sub>CC</sub> = 5.0V, ± 5%)






Parameter	Min.	Max.	Units	Comments
<b>SUPPLY CURRENT</b>				
I <sub>CC</sub>			mA	
<b>OUTPUT VOLTAGE</b>				
V <sub>OH</sub>	2.4		V	I <sub>OH</sub> = 400uA (All outputs except 10MHzOUT and 5MHzOUT) I <sub>OH</sub> = 400 uA (10MHzOUT and 5MHzOUT) I <sub>OL</sub> = 2.0 mA
V <sub>OH</sub>	4.3		V	
V <sub>OL</sub>		0.4	V	
<b>INPUT VOLTAGE</b>				
V <sub>IH</sub>	2.0		V	(For all inputs except XTAL <sub>1</sub> and 4XVCO)
V <sub>IL</sub>		0.8	V	(For all inputs except XTAL <sub>1</sub> and 4XVCO)
V <sub>IH</sub>	3.5		V	(For XTAL <sub>1</sub> and 4XVCO)
V <sub>IL</sub>		1.5	V	(For XTAL <sub>1</sub> and 4XVCO)
<b>INPUT CURRENT</b>				
I <sub>IH</sub>		10	μA	V <sub>IH</sub> = 2.0V
I <sub>IL</sub>		10	μA	V <sub>IL</sub> = 0.4V

**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.

## AC ELECTRICAL CHARACTERISTICS (TA = 0C to +70C, V<sub>CC</sub> = 5.0V, ± 5%)

Symbol	Min.	Typ.	Max.	Unit	Comments
T <sub>1</sub>			70	ns	figure 1
T <sub>2</sub>			80	ns	figure 1
T <sub>3</sub>			65	ns	figure 3
T <sub>4</sub>			70	ns	figure 3
T <sub>5</sub>			100	ns	figure 5
T <sub>6</sub>			100	ns	figure 5
T <sub>11</sub>			65	ns	figure 2
T <sub>12</sub>			65	ns	figure 2
T <sub>13</sub>			65	ns	figure 2
T <sub>14</sub>			65	ns	figure 2
T <sub>15</sub>			45	ns	figure 4
T <sub>16</sub>			45	ns	figure 6
T <sub>17</sub>			45	ns	figure 8
T <sub>18</sub>	45	50	55	ns	figure 9
T <sub>19</sub>	25			ns	figure 10
T <sub>20</sub>	25			ns	figure 11
T <sub>21</sub>	6			ns	figure 12
T <sub>22</sub>	50			ns	figure 12
T <sub>23</sub>	25		100	ns	figure 12
T <sub>24</sub>				ns	figure 7
T <sub>25</sub>				ns	figure 7
T <sub>26</sub>				ns	figure 7
T <sub>27</sub>				ns	figure 7
T <sub>28</sub>				ns	figure 7
T <sub>29</sub>				ns	figure 7





CD <sub>1</sub>	CD <sub>0</sub>	Clock Rate	Data Rate	Drive Type and Mode
0	0	10 MHz	5 Mbs	Hard Disk, MFM
0	1	20 MHz	500 Kbs	Floppy, MFM
1	0	10 MHz	250 Kbs	Floppy, FM or MFM
1	1	5 MHz	125 Kbs	Floppy, FM

**TABLE 1.**