# 74HC2G125; 74HCT2G125

Dual buffer/line driver; 3-state

Rev. 04 — 4 July 2008

**Product data sheet** 

### 1. General description

The 74HC2G125; 74HCT2G125 is a high-speed, Si-gate CMOS device.

The 74HC2G125; 74HCT2G125 provides two non-inverting buffer/line drivers with 3-state output. The 3-state output is controlled by the output enable input (pin  $n\overline{OE}$ ). A HIGH level at pin  $n\overline{OE}$  causes the output to assume a high-impedance OFF-state.

The bus driver output currents are equal compared to the 74HC125 and 74HCT125.

#### 2. Features

- Wide supply voltage range from 2.0 V to 6.0 V
- Symmetrical output impedance
- High noise immunity
- Low power consumption
- Balanced propagation delays
- ESD protection:
  - ◆ HBM JESD22-A114E exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

### 3. Ordering information

Table 1. Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
74HC2G125DP	-40 °C to +125 °C TSSOP8		plastic thin shrink small outline package; 8 leads;	SOT505-2				
74HCT2G125DP			body width 3 mm; lead length 0.5 mm					
74HC2G125DC	–40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads;	SOT765-1				
74HCT2G125DC			body width 2.3 mm					
74HC2G125GD	–40 °C to +125 °C	XSON8U	plastic extremely thin small outline package; no leads;	SOT996-2				
74HCT2G125GD	_		8 terminals; UTLP based; body $3 \times 2 \times 0.5$ mm					




### 4. Marking

#### Table 2. Marking


Type number	Marking code
74HC2G125DP	H25
74HCT2G125DP	T25
74HC2G125DC	H25
74HCT2G125DC	T25
74HC2G125GD	H25
74HCT2G125GD	T25

### 5. Functional diagram



### 6. Pinning information

#### 6.1 Pinning



#### 6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
1 <del>OE</del> , 2 <del>OE</del>	1, 7	output enable input (active LOW)
1A, 2A	2, 5	data input
GND	4	ground (0 V)
1Y, 2Y	6, 3	data output
V <sub>CC</sub>	8	supply voltage

### 7. Functional description

Table 4. Function table[1]

Control	Input	Output
nŌĒ	nA	nY
L	L	L
L	Н	Н
Н	X	Z

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

### 8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	±20	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> _	±20	mA
I <sub>O</sub>	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	<u>[1]</u> _	35	mA
I <sub>CC</sub>	supply current		-	70	mA
$I_{GND}$	ground current		-70	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	[2] _	300	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>[2]</sup> For TSSOP8 package: above 55  $^{\circ}$ C the value of P<sub>tot</sub> derates linearly with 2.5 mW/K. For VSSOP8 package: above 110  $^{\circ}$ C the value of P<sub>tot</sub> derates linearly with 8 mW/K. For XSON8U package: above 45  $^{\circ}$ C the value of P<sub>tot</sub> derates linearly with 2.4 mW/K.

### 9. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74HC2G125			74HCT2G125			Unit
			Min	Тур	Max	Min	Тур	Max	
$V_{CC}$	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
$V_{I}$	input voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
$V_{O}$	output voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 \text{ V}$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 \text{ V}$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 \text{ V}$	-	-	83	-	-	-	ns/V

### 10. Static characteristics

Table 7. Static characteristics

Voltages are referenced to GND (ground = 0 V). All typical values are measured at T<sub>amb</sub> = 25 °C.

Symbol	Parameter	Conditions	$T_{amb}$ = -40 °C to +85 °C			$T_{amb} = -40$ °	Unit	
			Min	Тур	Max	Min	Max	
74HC2G1	25						'	
V <sub>IH</sub>	HIGH-level input	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	V
	voltage	$V_{CC} = 4.5 \text{ V}$	3.15	2.4	-	3.15	-	V
		$V_{CC} = 6.0 \text{ V}$	4.2	3.2	-	4.2	-	V
$V_{IL}$	LOW-level input	$V_{CC} = 2.0 \text{ V}$	-	0.8	0.5	-	0.5	V
	voltage	$V_{CC} = 4.5 \text{ V}$	-	2.1	1.35	-	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	2.8	1.8	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$						
		$I_O = -20 \mu A$ ; $V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	V
		$I_O$ = -20 $\mu$ A; $V_{CC}$ = 4.5 $V$	4.4	4.5	-	4.4	-	V
		$I_O$ = -20 $\mu$ A; $V_{CC}$ = 6.0 $V$	5.9	6.0	-	5.9	-	V
		$I_{O} = -6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.84	4.32	-	3.7	-	V
		$I_{O} = -7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.34	5.81	-	5.2	-	V
$V_{OL}$	LOW-level output	$V_I = V_{IH}$ or $V_{IL}$						
	voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	-	0.1	V
		$I_{O}$ = 6.0 mA; $V_{CC}$ = 4.5 V	-	0.15	0.33	-	0.4	V
		$I_{O}$ = 7.8 mA; $V_{CC}$ = 6.0 V	-	0.16	0.33	-	0.4	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	-	±1.0	μΑ
l <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±5.0	-	±10	μΑ

 Table 7.
 Static characteristics ...continued

Voltages are referenced to GND (ground = 0 V). All typical values are measured at  $T_{amb}$  = 25 °C.

Symbol	Parameter	Conditions	T <sub>amb</sub> =	–40 °C to	+85 °C	$T_{amb}$ = $-40$ $^{\circ}$	Unit	
			Min	Тур	Max	Min	Max	
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	10	-	20	μΑ
Cı	input capacitance		-	1.0	-	-	-	pF
Co	output capacitance		-	1.5	-	-	-	pF
74HCT2G	125							
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	1.6	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	1.2	0.8	-	0.8	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$						
		$I_O = -20 \mu A$	4.4	4.5	-	4.4	-	V
		$I_0 = -6.0 \text{ mA}$	3.84	4.32	-	3.7	-	V
$V_{OL}$	•	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$						
	voltage	$I_O = 20 \mu A$	-	0	0.1	-	0.1	V
		$I_O = 6.0 \text{ mA}$	-	0.16	0.33	-	0.4	V
II	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1.0	-	±1.0	μΑ
l <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±5.0	-	±10	
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	10	-	20	μΑ
$\Delta I_{CC}$	additional supply current	per input; $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V};$ $V_{I} = V_{CC} - 2.1 \text{ V};$ $I_{O} = 0 \text{ A}$	-	-	375	-	410	μΑ
C <sub>I</sub>	input capacitance		-	1.0	-	-	-	pF
C <sub>O</sub>	output capacitance		-	1.5	-	-	-	pF

## 11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$  unless otherwise specified; for test circuit see Figure 8.

Symbol	Parameter	Conditions		$T_{amb}$ = -40 °C to +85 °C			$T_{amb} = -40^{\circ}$	Unit	
				Min	Typ[1]	Max	Min	Max	
74HC2G	125								
t <sub>pd</sub>	propagation	nA to nY; see Figure 6	[2]						
	delay	$V_{CC} = 2.0 \text{ V}$		-	35	115	-	135	ns
		$V_{CC} = 4.5 \text{ V}$		-	11	23	-	27	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	10	-	-	-	ns
		V <sub>CC</sub> = 6.0 V		-	8	20	-	23	ns

 Table 8.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$  unless otherwise specified; for test circuit see Figure 8.

Symbol	Parameter	Conditions		T <sub>amb</sub> =	–40 °C to	+85 °C	$T_{amb}$ = -40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>en</sub>	enable time	nOE to nY; see Figure 7	[2]						
		V <sub>CC</sub> = 2.0 V		-	40	115	-	135	ns
		V <sub>CC</sub> = 4.5 V		-	11	23	-	27	ns
		V <sub>CC</sub> = 6.0 V		-	8	20	-	23	ns
t <sub>dis</sub>	disable time	nOE to nY; see Figure 7	[2]						
		V <sub>CC</sub> = 2.0 V		-	24	125	-	150	ns
		V <sub>CC</sub> = 4.5 V		-	12	25	-	30	ns
		V <sub>CC</sub> = 6.0 V		-	10	21	-	26	ns
t <sub>t</sub>	transition	see Figure 6	[2]						
	time	V <sub>CC</sub> = 2.0 V		-	18	75	-	90	ns
		V <sub>CC</sub> = 4.5 V		-	6	15	-	18	ns
		V <sub>CC</sub> = 6.0 V		-	5	13	-	15	ns
$C_{PD}$	power dissipation capacitance	per buffer; $V_I = GND$ to $V_{CC}$	[3]						
		output enabled		-	11	-	-	-	pF
	capacitance	output disabled		-	1	-	-	-	pF
74HCT2	G125								
t <sub>pd</sub>	propagation	nA to nY; see Figure 6	[2]						
	delay	$V_{CC} = 4.5 \text{ V}$		-	15	31	-	38	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	12	-	-	-	ns
t <sub>en</sub>	enable time	$\overline{OE}$ to nY; see <u>Figure 7</u> ; $V_{CC} = 4.5 \text{ V}$	[2]	-	15	35	-	42	ns
t <sub>dis</sub>	disable time	$\overline{OE}$ to nY; see <u>Figure 7</u> ; $V_{CC} = 4.5 \text{ V}$	[2]	-	15	31	-	38	ns
t <sub>t</sub>	transition time	see Figure 6; V <sub>CC</sub> = 4.5 V	[2]	-	6	15	-	18	ns
$C_{PD}$	power dissipation	per buffer; $V_I = GND$ to $V_{CC} - 1.5 V$	[3]						
	capacitance	output enabled		-	11	-	-	-	pF
		output disabled		-	1	-	-	-	pF

<sup>[1]</sup> All typical values are measured at  $T_{amb} = 25$  °C.

[2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

 $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

 $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .

 $t_{t}$  is the same as  $t_{\text{THL}}$  and  $t_{\text{TLH}}.$ 

[3]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.


### 12. Waveforms



Measurement points are given in  $\underline{\text{Table 9}}$ .

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig 6. Propagation delays data input (nA) to output (nY)




Measurement points are given in Table 9.


Logic levels:  $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.

Fig 7. Enable and disable times

Table 9. Measurement points

Туре	Input	Output					
	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>			
74HC2G125	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> – 0.3 V			
74HCT2G125	1.3 V	1.3 V	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> – 0.3 V			





Test data is given in Table 10.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

 $C_L$  = Load capacitance including jig and probe capacitance.

R<sub>I</sub> = Load resistance.

S1 = Test selection switch.

Fig 8. Load circuitry for measuring switching times

Table 10. Test data

Туре	Input		Load		S1 position		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>
74HC2G125	$V_{CC}$	≤ 6 ns	15 pF, 50 pF	1 kΩ	open	GND	$V_{CC}$
74HCT2G125	3 V	≤ 6 ns	15 pF, 50 pF	1 kΩ	open	GND	$V_{CC}$

### 13. Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2





Fig 9. Package outline SOT505-2 (TSSOP8)

#### VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm

SOT765-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1	0.15 0.00	0.85 0.60	0.12	0.27 0.17	0.23 0.08	2.1 1.9	2.4 2.2	0.5	3.2 3.0	0.4	0.40 0.15	0.21 0.19	0.2	0.13	0.1	0.4 0.1	8° 0°

#### Notes

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT765-1		MO-187				02-06-07	

Fig 10. Package outline SOT765-1 (VSSOP8)




Fig 11. Package outline SOT996-2 (XSON8U)

### 14. Abbreviations

#### Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model

## 15. Revision history

#### Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT2G125_4	20080704	Product data sheet	-	74HC_HCT2G125_3
Modifications:		of this data sheet has been niconductors.	redesigned to comply w	vith the new identity guidelines
	<ul> <li>Legal texts</li> </ul>	have been adapted to the i	new company name who	ere appropriate.
	• Section 8: c	lerating factor for TSSOP8	, VSSOP8 and XSON8L	J package added
	<ul> <li>Added type</li> </ul>	numbers 74HC2G125GD	and 74HCT2G125GD (X	XSON8U package)
74HC_HCT2G125_3	20060102	Product data sheet	-	74HC_HCT2G125_2
74HC_HCT2G125_2	20030303	Product specification	-	74HC_HCT2G125_1
74HC_HCT2G125_1	20030131	Product specification	-	-

### 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

### 18. Contents

1	General description
2	Features
3	Ordering information
4	Marking
5	Functional diagram
6	Pinning information
6.1	Pinning
6.2	Pin description
7	Functional description
8	Limiting values 3
9	Recommended operating conditions
10	Static characteristics
11	Dynamic characteristics
12	Waveforms
13	Package outline 9
14	Abbreviations
15	Revision history
16	Legal information
16.1	Data sheet status
16.2	Definitions13
16.3	Disclaimers
16.4	Trademarks13
17	Contact information
12	Contents 1/

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

