

DM54ALS1645A/DM74ALS1645A

Octal TRI-STATE® Bus Transceivers


General Description

This device contains eight pairs of TRI-STATE logic elements configured as octal bus transceivers. This device is designed for use in memory, microprocessor systems and in asynchronous bidirectional data buses. Two way communication between buses is controlled by the direction (DIR) input. Data either transmits from the A bus to the B bus or from the B bus to the A bus. Both the driver and receiver outputs can be disabled by the enable (G) input which causes outputs to enter the high impedance mode, so that the buses are effectively isolated.

Features

- Low power version of the ALS645A
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- PNP input design reduces input loading
- Low output impedance to drive terminated transmission lines to 133Ω
- Switching specifications guaranteed over the full temperature and V_{CC} range

Connection Diagram



TL/F/9164-1

Order Number DM54ALS1645AJ, DM74ALS1645AWM or DM74ALS1645AN
See NS Package Number J20A, M20A or N20A

Function Table

Control Inputs		Operation
G	DIR	
L	L	B Data to A Bus
L	H	A Data to B Bus
H	X	Hi-Z

L = Low Logic Level

H = High Logic Level

X = Don't Care (Either Low or High Logic Level)

Hi-Z = High Impedance

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free-Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS1645A			DM74ALS1645A			Units
		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
I _{OH}	High Level Output Current			-12			-15	mA
I _{OL}	Low Level Output Current			8			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

 over recommended free air temperature range

Symbol	Parameter	Test Conditions			DM54ALS1645A		DM74ALS1645A			Units	
		Min	Typ	Max	Min	Typ	Max	Min	Typ		
V _{IC}	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA					-1.5			-1.5	V
V _{OH}	High Level Output Voltage	V _{CC} = 4.5V to 5.5V	I _{OH} = -0.4 mA	V _{CC} = 2			V _{CC} = 2				V
		V _{CC} = Min	I _{OH} = -3 mA	2.4	3.2		2.4	3.2			
			I _{OH} = Max	2			2				
V _{OL}	Low Level Output Voltage	V _{CC} = Min	I _{OL} = 8 mA		0.25	0.4		0.25	0.4		V
			I _{OL} = 16 mA					0.35	0.5		
I _I	Input Current at Max Input Voltage	V _{CC} = Max	I/O Ports, V _I = 5.5V			100			100		μA
			Control Inputs, V _I = 7V			100			100		
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.7V (Note 1)				20			20		μA
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.4V (Note 1)				-100			-100		μA
I _O	Output Drive Current	V _{CC} = Max, V _O = 2.25V		-30		-112	-30		-112		mA
I _{CC}	Supply Current	V _{CC} = Max			25	40			25	36	mA

Note 1: For I/O ports, the parameters I_{IH} and I_{IL} include the off-state currents. (I_{OZH}, I_{OZL})

Switching Characteristics over recommended operating free air temperature range

Symbol	Parameter	Conditions	From (Input) To (Output)	DM54ALS1645A		DM74ALS1645A		Units
				Min	Max	Min	Max	
t_{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $R_1 = 500\Omega,$ $R_2 = 500\Omega,$ $C_L = 50 \text{ pF}$	A or B to B or A	2	15	2	13	ns
t_{PHL}	Propagation Delay Time High to Low Level Output		A or B to B or A	2	15	2	13	ns
t_{PZH}	Output Enable Time to High Level Output		\bar{G} to A or B	8	28	8	25	ns
t_{PZL}	Output Enable Time to Low Level Output		\bar{G} to A or B	8	28	8	25	ns
t_{PHZ}	Output Disable Time from High Level Output		\bar{G} to A or B	2	14	2	12	ns
t_{PLZ}	Output Disable Time from Low Level Output		\bar{G} to A or B	3	22	3	18	ns

Note 1: See Section 1 for test waveforms and output load.