



DM74LS645 Octal Bus Transceivers


General Description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input ($\bar{G}$) can be used to disable the device so that the buses are effectively isolated.

Features

- Bi-directional bus transceivers in high-density 20-pin packages
- Hysteresis at bus inputs improves noise margins
- TRI-STATE® outputs

Connection Diagram



TL/F/9056-1

Order Number DM74LS645WM or DM74LS645N
 See NS Package Number M20B or N20A

Function Table

Control Inputs		'LS645
$\bar{G}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

H = High Level

L = Low Level

X = Irrelevant

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
DM74LS	
Storage Temperature Range	−55°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM74LS645			Units
		Min	Nom	Max	
V _{CC}	Supply Voltage (Note 1)	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.6	V
I _{OH}	High Level Output Current			−15	mA
I _{OL}	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions (Note 2)		Min	Typ (Note 3)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = 18 mA				−1.5	V
H _{YS}	Hysteresis (V _{T+} − V _−) A or B Input	V _{CC} = Min		0.2	0.4		V
V _{OH}	High Level Output Voltage	V _{CC} = Min, V _{IH} = 2V, V _{IL} = Max	I _{OH} = −3 mA	2.4	3.4		V
			I _{OH} = Max	2			
V _{OL}	Low Level Output Voltage	V _{CC} = Min, V _{IH} = 2V, V _{IL} = Max	I _{OL} = 12 mA		0.25	0.4	V
			I _{OL} = 24 mA		0.35	0.5	
I _{OZH}	Off-State Output Current, High Level Voltage Applied	V _{CC} = Max, G at 2V, V _O = 2.7V				20	μA
I _{OZL}	Off-State Output Current, Low Level Voltage Applied	V _{CC} = Max, G at 2V V _O = 0.4V				−400	μA
I _I	Input Current at Maximum Input Voltage	V _{CC} = Max	A or B V _I = 5.5V			0.1	mA
			DIR or G V _I = 7V			0.1	
I _{IH}	High Level Input Current	V _{CC} = Max, V _{IH} = 2.7				20	μA
I _{IL}	Low Level Input Current	V _{CC} = Max, V _{IL} = 0.4V				−0.4	mA
I _{OS}	Short Circuit Output Current (Note 4)	V _{CC} = Max		−40		−225	mA
I _{CC}	Total Supply Current	Outputs High	V _{CC} = Max, Outputs Open		48	70	mA
		Outputs Low			62	90	
		Outputs at Hi-Z			64	95	

Note 1: Voltage values are with respect to the network ground terminal.

Note 2: For conditions shown as Min or Max, use the appropriate value specified under Recommended Operating Conditions.

Note 3: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^\circ C$

Symbol	Parameter	From (Input) To (Output)	R _L = 667Ω				Units
			C _L = 45 pF		C _L = 5 pF		
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	A to B		15			ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to B		15			ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to A		15			ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to A		15			ns
t _{PZL}	Output Enable Time to Low Level	$\overline{G}$ to A		40			ns
t _{PZH}	Output Enable Time to High Level	$\overline{G}$ to A		40			ns
t _{PZL}	Output Enable Time to Low Level	$\overline{G}$ to B		40			ns
t _{PZH}	Output Enable Time to High Level	$\overline{G}$ to B		40			ns
t _{PLZ}	Output Disable Time to Low Level	$\overline{G}$ to A				25	ns
t _{PHZ}	Output Disable Time to High Level	$\overline{G}$ to A				25	ns
t _{PLZ}	Output Disable Time to Low Level	$\overline{G}$ to B				25	ns
t _{PHZ}	Output Disable Time to High Level	$\overline{G}$ to B				25	ns