

**TMS44165, TMS44165P**  
**262 144-WORD BY 16-BIT HIGH-SPEED**  
**DYNAMIC RANDOM-ACCESS MEMORIES**  
 SMHS166C – AUGUST 1992 – REVISED JUNE 1995

*This data sheet is applicable to all TMS44165/Ps symbolized with Revision "D" and subsequent revisions as described on page 4-92.*

- Organization . . . 262 144 × 16
- 5-V Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	ACCESS TIME	READ OR WRITE CYCLE
	t <sub>TRAC</sub> MAX	t <sub>CAC</sub> MAX	t <sub>AA</sub> MAX	MIN
'44165/P-60	60 ns	15 ns	30 ns	110 ns
'44165/P-70	70 ns	20 ns	35 ns	130 ns
'44165/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced-Page-Mode Operation With CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
  - 1024-Cycle Refresh in 16 ms (Max)
  - 128 ms Max for Low-Power With Self-Refresh Version (TMS44165P)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs, Outputs, and Clocks Are TTL Compatible
- High-Reliability, 40-Lead, 400-Mil-Wide Plastic Surface-Mount (SOJ) Package and 40/44-Lead Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Low-Power With Self-Refresh Version
- Upper and Lower Byte Control During Write Operations

DZ PACKAGE (TOP VIEW)				DGE PACKAGE (TOP VIEW)			
VCC	1	40	VSS	VCC	1	44	VSS
DQ0	2	39	DQ15	DQ0	2	43	DQ15
DQ1	3	38	DQ14	DQ1	3	42	DQ14
DQ2	4	37	DQ13	DQ2	4	41	DQ13
DQ3	5	36	DQ12	DQ3	5	40	DQ12
VCC	6	35	VSS	VCC	6	39	VSS
DQ4	7	34	DQ11	DQ4	7	38	DQ11
DQ5	8	33	DQ10	DQ5	8	37	DQ10
DQ6	9	32	DQ9	DQ6	9	36	DQ9
DQ7	10	31	DQ8	DQ7	10	35	DQ8
NC	11	30	NC	NC	13	32	NC
LW	12	29	NC	LW	14	31	NC
UW	13	28	CAS	UW	15	30	CAS
RAS	14	27	OE	RAS	16	29	OE
A9	15	26	A8	A9	17	28	A8
A0	16	25	A7	A0	18	27	A7
A1	17	24	A6	A1	19	26	A6
A2	18	23	A5	A2	20	25	A5
A3	19	22	A4	A3	21	24	A4
VCC	20	21	VSS	VCC	22	23	VSS

PIN NOMENCLATURE	
A0–A9	Address Inputs
DQ0–DQ15	Data In/Data Out
CAS	Column-Address Strobe
LW	Lower Write Enable
NC	No Internal Connection
OE	Output Enable
RAS	Row-Address Strobe
UW	Upper Write Enable
VCC	5-V Supply
VSS	Ground

**description**

The TMS44165 series are high-speed, 4 194 304-bit dynamic random-access memories organized as 262 144 words of 16 bits each. The TMS44165P series are high-speed, low-power, self-refresh 4 194 304-bit dynamic random-access memories organized as 262 144 words of 16 bits each. They employ state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power.

These devices feature maximum  $\overline{\text{RAS}}$  access times of 60 ns, 70 ns, and 80 ns. Maximum power dissipation is as low as 580 mW operating and 11 mW standby on 80-ns devices. All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS44165 and TMS44165P are each offered in a 40-lead plastic surface-mount SOJ package (DZ suffix) and a 40/44-lead plastic surface-mount TSOP package (DGE suffix). These packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1995, Texas Instruments Incorporated

8961725 0084943 021

## operation

### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{CAS}$  page-mode cycle time used. With minimum  $\overline{CAS}$  page cycle time, all 256 columns specified by column addresses A0–A7 can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The first falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after  $t_{RAH}$  (row-address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC\ max}$  (access time from  $\overline{CAS}$  low) if  $t_{AA\ max}$  (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, minimum access time for the next cycle is determined by  $t_{CPA}$  (access time from rising edge of the last  $\overline{CAS}$ ).

### address (A0–A9)

Eighteen address bits are required to decode 1 of 262144 storage cell locations. Ten row-address bits are set up on A0–A9 and latched onto the chip by  $\overline{RAS}$ . Then, eight column-address bits are set up on A0 through A7 and latched onto the chip by  $\overline{CAS}$ . All addresses must be stable on or before the falling edge of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the output buffers and latching the address bits into the column-address buffers.

### write enable ( $\overline{UW}$ , $\overline{LW}$ )

The read or write mode is selected through the upper or lower write-enable ( $\overline{UW}$ ,  $\overline{LW}$ ) input.  $\overline{LW}$  controls DQ0–DQ7, and  $\overline{UW}$  controls DQ8–DQ15. A logic high on the  $\overline{UW}$  and  $\overline{LW}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{UW}$  or  $\overline{LW}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle permitting a write operation with  $\overline{OE}$  grounded.

Either  $\overline{UW}$  or  $\overline{LW}$  can be brought low, and the user can write into eight DQ locations;  $\overline{UW}$  and  $\overline{LW}$  can be brought low at the same time and all 16 DQ are written into.

### data in (DQ0–DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$ ,  $\overline{UW}$ , or  $\overline{LW}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{UW}$  or  $\overline{LW}$  is brought low prior to  $\overline{CAS}$ , and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  is already low, and data is strobed in by  $\overline{UW}$  or  $\overline{LW}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{OE}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines. The  $\overline{LW}$  terminal controls DQ0–DQ7. The  $\overline{UW}$  pin controls DQ8–DQ15.

### data out (DQ0–DQ15)

The 3-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{OE}$  are brought low. In a read cycle, the output becomes valid after the access time interval  $t_{CAC}$  (which begins with the negative transition of  $\overline{CAS}$ ) as long as  $t_{RAH}$  and  $t_{AA}$  are satisfied.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

### output enable ( $\overline{OE}$ )

$\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{CAS}$  is brought high.

### $\overline{RAS}$ -only refresh

A refresh operation must be performed at least once every 16 ms (128 ms for TMS44165P) to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

### hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle. The external address is ignored, and the refresh address is generated internally.

### $\overline{CAS}$ -before- $\overline{RAS}$ (CBR) refresh

CBR refresh is utilized by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  (see parameter  $t_{CSR}$ ) and holding it low after  $\overline{RAS}$  falls (see parameter  $t_{CHR}$ ). For successive CBR refresh cycles,  $\overline{CAS}$  remains low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 500  $\mu$ A refresh current is available on the TMS44165P. Data integrity is maintained using CBR refresh with a period of 125  $\mu$ s while holding  $\overline{RAS}$  low for less than 1  $\mu$ s. To minimize current consumption, all input levels must be at CMOS levels ( $V_{IL} \leq 0.2$  V,  $V_{IH} \geq V_{CC} - 0.2$  V).

### self refresh (TMS44165P)

The self-refresh mode is entered by dropping  $\overline{CAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{CAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu$ s. The chip is then refreshed internally by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{CAS}$  are brought high to satisfy  $t_{CHS}$ . Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures the DRAM is fully refreshed.

### power up


To achieve proper device operation, an initial pause of 200  $\mu$ s followed by a minimum of eight  $\overline{RAS}$  cycles is required after power up to the full  $V_{CC}$  level. These eight initialization cycles must include at least one refresh ( $\overline{RAS}$ -only or CBR) cycle.



**TMS44165, TMS44165P**  
**262144-WORD BY 16-BIT HIGH-SPEED**  
**DYNAMIC RANDOM-ACCESS MEMORIES**

SMHS166C - AUGUST 1992 - REVISED JUNE 1995

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
 The pin numbers shown correspond to the DZ package.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

4-76

8961725 0084946 830

**functional block diagram**



- absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**
- Supply voltage range,  $V_{CC}$  ..... - 1 V to 7 V
  - Input voltage range (see Note 1) ..... - 1 V to 7 V
  - Short-circuit output current ..... 50 mA
  - Power dissipation ..... 1 W
  - Operating free-air temperature range,  $T_A$  ..... 0°C to 70°C
  - Storage temperature range,  $T_{stg}$  ..... - 55°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
$V_{CC}$ Supply voltage	4.5	5	5.5	V
$V_{SS}$ Supply voltage		0		V
$V_{IH}$ High-level input voltage	2.4		6.5	V
$V_{IL}$ Low-level input voltage (see Note 2)	-1		0.8	V
$T_A$ Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0084947 777

**TMS44165, TMS44165P**  
**262144-WORD BY 16-BIT HIGH-SPEED**  
**DYNAMIC RANDOM-ACCESS MEMORIES**

SMHS168C - AUGUST 1992 - REVISED JUNE 1995

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	'44165-60 '44165P-60		'44165-70 '44165P-70		'44165-80 '44165P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5 mA		2.4	2.4	2.4	2.4	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4	0.4	0.4	0.4	V
I <sub>I</sub>	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>CC</sub>		± 10	± 10	± 10	± 10	µA
I <sub>O</sub>	Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> , $\overline{\text{CAS}}$ high		± 10	± 10	± 10	± 10	µA
I <sub>CC1</sub> <sup>†‡</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle		140	120	105	105	mA
I <sub>CC2</sub>	Standby current	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high		2	2	2	2	mA
		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high		'44165 1	1	1	1	mA
				'44165P 350	350	350	350	µA
I <sub>CC3</sub> <sup>‡</sup>	Average refresh current ( $\overline{\text{RAS}}$ -only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cycle, ( $\overline{\text{RAS}}$ only), $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high (CBR only), $\overline{\text{RAS}}$ low after $\overline{\text{CAS}}$ low		140	120	105	105	mA
I <sub>CC4</sub> <sup>†§</sup>	Average page current	V <sub>CC</sub> = 5.5 V, $\overline{\text{RAS}}$ low, t <sub>PC</sub> = MIN, $\overline{\text{CAS}}$ cycling		120	100	85	85	mA
I <sub>CC5</sub> <sup>†¶</sup>	Battery back-up operating current (equivalent refresh time is 64 ms); CBR only	t <sub>RC</sub> = 125 µs, t <sub>RAS</sub> ≤ 1 µs, V <sub>CC</sub> - 0.2 V ≤ V <sub>IH</sub> ≤ 6.5 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, $\overline{\text{UW}}$ , $\overline{\text{LW}}$ and $\overline{\text{OE}}$ = V <sub>IH</sub> , Address and data stable		500	500	500	500	µA
I <sub>CC6</sub> <sup>†¶</sup>	Self-refresh current	$\overline{\text{CAS}}$ < 0.2 V, $\overline{\text{RAS}}$ < 0.2 V, t <sub>RAS</sub> and t <sub>CAS</sub> > 1 s		400	400	400	400	µA

<sup>†</sup> Measured with outputs open

<sup>‡</sup> Measured with a maximum of one address change while  $\overline{\text{RAS}}$  = V<sub>IL</sub>

<sup>§</sup> Measured with a maximum of one address change while  $\overline{\text{CAS}}$  = V<sub>IH</sub>

<sup>¶</sup> For TMS44165P only

**capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz<sup>#</sup> (see Note 3)**

PARAMETER		MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A8		5	pF
C <sub>i(OE)</sub>	Input capacitance, OE		7	pF
C <sub>i(RC)</sub>	Input capacitance, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$		7	pF
C <sub>i(W)</sub>	Input capacitance, $\overline{\text{xW}}$		7	pF
C <sub>o</sub>	Output capacitance		7	pF

<sup>#</sup> Capacitance measurements are made on a sample basis only.

NOTE 3: V<sub>CC</sub> = 5 V ± 0.5 V, and the bias on pins under test is 0 V.



**switching characteristics over recommended ranges of supply voltage and operating free-air temperature**

PARAMETER	'44165-60		'44165-70		'44165-80		UNIT
	'44165P-60		'44165P-70		'44165P-80		
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CAC</sub> Access time from $\overline{\text{CAS}}$ low	15		20		20		ns
t <sub>AA</sub> Access time from column address	30		35		40		ns
t <sub>RAC</sub> Access time from $\overline{\text{RAS}}$ low	60		70		80		ns
t <sub>OEa</sub> Access time from $\overline{\text{OE}}$ low	15		20		20		ns
t <sub>CPa</sub> Access time from column precharge	35		40		45		ns
t <sub>CLZ</sub> Delay time, $\overline{\text{CAS}}$ low to output in the low-impedance state	0		0		0		ns
t <sub>OFF</sub> Output disable time after $\overline{\text{CAS}}$ high (see Note 4)	0 15		0 20		0 20		ns
t <sub>OEZ</sub> Output disable time after $\overline{\text{OE}}$ high (see Note 4)	0 15		0 20		0 20		ns

NOTE 4: t<sub>OFF</sub> and t<sub>OEZ</sub> are specified when the output is no longer driven.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)**

	'44165-60		'44165-70		'44165-80		UNIT
	'44165P-60		'44165P-70		'44165P-80		
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub> Cycle time, read (see Note 6)	110		130		150		ns
t <sub>WC</sub> Cycle time, write	110		130		150		ns
t <sub>RWC</sub> Cycle time, read-write/read-modify-write	155		185		205		ns
t <sub>PC</sub> Cycle time, page-mode read or write (see Note 7)	40		45		50		ns
t <sub>PRWC</sub> Cycle time, page-mode read-modify-write	85		90		105		ns
t <sub>RASP</sub> Pulse duration, $\overline{\text{RAS}}$ low, page mode (see Note 8)	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub> Pulse duration, $\overline{\text{RAS}}$ low, nonpage mode (see Note 8)	60	10 000	70	10 000	80	10 000	ns
t <sub>CAS</sub> Pulse duration, $\overline{\text{CAS}}$ low (see Note 9)	15	10 000	20	10 000	20	10 000	ns
t <sub>CP</sub> Pulse duration, $\overline{\text{CAS}}$ high	10		10		10		ns
t <sub>RP</sub> Pulse duration, $\overline{\text{RAS}}$ high (precharge)	40		50		60		ns
t <sub>WP</sub> Pulse duration, write	15		15		15		ns
t <sub>ASC</sub> Setup time, column address before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>ASR</sub> Setup time, row address before $\overline{\text{RAS}}$ low	0		0		0		ns
t <sub>DS</sub> Setup time, data before $\overline{\text{xW}}$ low (see Note 10)	0		0		0		ns
t <sub>RCS</sub> Setup time, read before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>CWL</sub> Setup time, $\overline{\text{xW}}$ low before $\overline{\text{CAS}}$ high	15		20		20		ns
t <sub>RWL</sub> Setup time, $\overline{\text{xW}}$ low before $\overline{\text{RAS}}$ high	15		20		20		ns
t <sub>WCS</sub> Setup time, $\overline{\text{xW}}$ low before $\overline{\text{CAS}}$ low (see Note 11)	0		0		0		ns

- NOTES: 5. Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.  
 6. All cycle times assume t<sub>r</sub> = 5 ns.  
 7. To assure t<sub>PC</sub> min, t<sub>ASC</sub> should be ≥ t<sub>CP</sub>.  
 8. In a read-modify-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed.  
 9. In a read-modify-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.  
 10. Referenced to the later of  $\overline{\text{CAS}}$  or W in write operations  
 11. Early-write operation only



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0084949 54T

**TMS44165, TMS44165P**  
**262144-WORD BY 16-BIT HIGH-SPEED**  
**DYNAMIC RANDOM-ACCESS MEMORIES**

SMHS166C - AUGUST 1982 - REVISED JUNE 1985

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) (see Note 5)

	'44165-60		'44165-70		'44165-80		UNIT	
	'44165P-60		'44165P-70		'44165P-80			
	MIN	MAX	MIN	MAX	MIN	MAX		
tCAH	Hold time, column address after $\overline{\text{CAS}}$ low (see Note 10)							ns
tDHR	Hold time, data after $\overline{\text{RAS}}$ low (see Note 13)							ns
tDH	Hold time, data after $\overline{\text{CAS}}$ low (see Note 10)							ns
tAR	Hold time, column address after $\overline{\text{RAS}}$ low (see Note 13)							ns
tRAH	Hold time, row address after $\overline{\text{RAS}}$ low							ns
tRCH	Hold time, read after $\overline{\text{CAS}}$ high (see Note 14)							ns
tRRH	Hold time, read after $\overline{\text{RAS}}$ high (see Note 14)							ns
tWCH	Hold time, write after $\overline{\text{CAS}}$ low (see Note 14)							ns
tWCR	Hold time, write after $\overline{\text{RAS}}$ low (see Note 12)							ns
tCLCH	Hold time, $\overline{\text{CAS}}$ low to $\overline{\text{CAS}}$ high							ns
tAWD	Delay time, column address to $\overline{\text{xW}}$ low (see Note 15)							ns
tCHR	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (see Note 11)							ns
tCRP	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low							ns
tCSH	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high							ns
tCSR	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (see Note 11)							ns
tCWD	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{xW}}$ low (see Note 15)							ns
tOEH	Hold time, $\overline{\text{OE}}$ command							ns
tOED	Delay time, $\overline{\text{OE}}$ high before data at DQ							ns
tROH	Delay time, $\overline{\text{OE}}$ low to $\overline{\text{RAS}}$ high							ns
tRAD	Delay time, $\overline{\text{RAS}}$ low to column address (see Note 16)							ns
tRAL	Delay time, column address to $\overline{\text{RAS}}$ high							ns
tCAL	Delay time, column address to $\overline{\text{CAS}}$ high							ns
tRCD	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Note 16)							ns
tRPC	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low (see Note 11)							ns
tRSH	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high							ns
tRWD	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{xW}}$ low (see Note 15)							ns
tCPR	Pulse duration, $\overline{\text{CAS}}$ precharge before self refresh							ns
tRPS	Pulse duration, $\overline{\text{RAS}}$ precharge after self refresh							ns
tRASS	Pulse duration, self refresh entry from $\overline{\text{RAS}}$ low							$\mu\text{s}$
tCHS	Hold time, $\overline{\text{CAS}}$ low after $\overline{\text{RAS}}$ high (for self refresh)							ns
tREF	Refresh time interval		'44165		'44165P		ms	
			16		16			
tT	Transition time		2		2		ns	
			50		50			

- NOTES: 5. Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.  
10. Referenced in the later of  $\overline{\text{CAS}}$  or  $\overline{\text{xW}}$  in write operations  
11. Early-write operation only  
12. CBR refresh only  
13. The minimum value is measured when  $t_{RCD}$  is set to  $t_{RCD}$  min as a reference.  
14. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.  
15. Read-modify-write operation only  
16. Maximum value specified only to assure access time




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77261-1443

4-80

8961725 0084950 261



PARAMETER MEASUREMENT INFORMATION



NOTE A:  $C_L$  includes probe and fixture capacitance.


Figure 1. Load Circuits for Timing Parameters



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0084951 1T8

**PARAMETER MEASUREMENT INFORMATION**



NOTE B: Output can go from the high-impedance state to an invalid data state prior to the specified access time.


**Figure 2. Read-Cycle Timing**



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443



PARAMETER MEASUREMENT INFORMATION



† Either  $\overline{UW}$  or  $\overline{LW}$  can be brought low, and the user can write into eight DQ locations;  $\overline{UW}$  and  $\overline{LW}$  can be brought low at the same time and all 16 DQ locations are written into.

‡ All DQ pins remain in the high-impedance state for an early write cycle.

NOTE A: Later of  $\overline{CAS}$  or  $\overline{xW}$  in write operations.


Figure 4. Write-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77261-1443



PARAMETER MEASUREMENT INFORMATION




- NOTES: A. Output can go from the high-impedance state to an invalid data state prior to the specified access time.  
 B. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.  
 C. Access time is  $t_{CPA}$  or  $t_{AA}$  dependent.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Later of  $\overline{\text{CAS}}$  or  $\overline{\text{xW}}$  in write operations.  
 B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.


Figure 7. Enhanced-Page-Mode Write-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0084957 616

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Output can go from the high-impedance state to an invalid data state prior to the specified access time.  
 B. Access time is  $t_{CPA}$  or  $t_{AA}$  dependent.  
 C. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443



PARAMETER MEASUREMENT INFORMATION




Figure 9.  $\overline{\text{RAS}}$ -Only Refresh Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION





Figure 10. Hidden-Refresh-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443



**Figure 11. Automatic CBR-Refresh-Cycle Timing**




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0084961 047

**TMS44165, TMS44165P**  
**262 144-WORD BY 16-BIT HIGH-SPEED**  
**DYNAMIC RANDOM-ACCESS MEMORIES**

SMHS168C - AUGUST 1992 - REVISED JUNE 1995

**PARAMETER MEASUREMENT INFORMATION**



**Figure 12. Self-Refresh-Cycle Timing**

**device symbolization (TMS44165 illustrated)**

