

μ PD42S17805L, 4217805L

**3.3 V OPERATION 16 M-BIT DYNAMIC RAM
2 M-WORD BY 8-BIT, HYPER PAGE MODE**

Description

The μ PD42S17805L, 4217805L are 2,097,152 words by 8 bits CMOS dynamic RAMs with optional hyper page mode.

Hyper page mode is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S17805L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

The μ PD42S17805L, 4217805L are packaged in 28-pin plastic TSOP (II) and 28-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 2,097,152 words by 8 bits organization
- Single +3.3 V ± 0.3 V power supply

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)
μ PD42S17805L-A60, 4217805L-A60	360 mW	60 ns	104 ns	25 ns
μ PD42S17805L-A70, 4217805L-A70	324 mW	70 ns	124 ns	30 ns

- The μ PD42S17805L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S17805L	2,048 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.54 mW (CMOS level input)
μ PD4217805L	2,048 cycles/32 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.8 mW (CMOS level input)

The information in this document is subject to change without notice.


Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μ PD42S17805LG5-A60	60 ns	28-pin Plastic TSOP (II) (400 mil)	CAS before RAS self refresh
μ PD42S17805LG5-A70	70 ns		CAS before RAS refresh
μ PD42S17805LLE-A60	60 ns	28-pin Plastic SOJ (400 mil)	RAS only refresh
μ PD42S17805LLE-A70	70 ns		Hidden refresh
μ PD4217805LG5-A60	60 ns	28-pin Plastic TSOP (II) (400 mil)	CAS before RAS refresh
μ PD4217805LG5-A70	70 ns		RAS only refresh
μ PD4217805LLE-A60	60 ns	28-pin Plastic SOJ (400 mil)	Hidden refresh
μ PD4217805LLE-A70	70 ns		


■ 6427525 0091154 480 ■

Pin Configurations (Marking Side)

28-pin Plastic TSOP (II) (400 mil)




28-pin Plastic SOJ (400 mil)



- A0 to A10 : Address Inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

■ 6427525 0091155 317 ■

Block Diagram



■ 6427525 0091156 253 ■

Input/Output Pin Functions

The μ PD42S17805L, 4217805L have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, A0 to A10 and input/output pins I/O1 to I/O8.

Pin name	Input/Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\overline{\text{CAS}}$ (Column address strobe)	Input	$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A10 (Address inputs)	Input	Address bus. Input total 21-bit of address signal, upper 11-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 2,097,152-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
$\overline{\text{WE}}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
$\overline{\text{OE}}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If WE is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data inputs/outputs)	Input/Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.

■ 6427525 0091157 19T ■

Hyper Page Mode

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

1. Data output time is extended.

In the hyper page mode, the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode is shorter than that in the fast page mode.


In the hyper page mode, due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode, read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode Read Cycle



Cautions when using the hyper page mode

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFF} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{EZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RH} must be met t_{EZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{CH} is effective.

■ 6427525 0091159 T62 ■

339

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than $100 \mu s$ (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-0.5 to +4.6	V
Supply voltage	V_{CC}		-0.5 to +4.6	V
Output current	I_O		20	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		0 to +70	°C
Storage temperature	T_{STG}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		3.0	3.3	3.6	V
High level input voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low level input voltage	V_{IL}		-0.3		+0.8	V
Operating ambient temperature	T_A		0		70	°C

Capacitance ($T_A = 25$ °C, $f = 1$ MHz)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	Address			5	pF
	C_{I2}	\overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE}			7	
Data input/output capacitance	C_{IO}	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Test Condition		MIN.	MAX.	Unit	Notes	
Operating current		Icc1	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{RC} = t_{RC(\text{MIN.})}, I_o = 0 \text{ mA}$		$t_{RAC} = 60 \text{ ns}$	100	mA	1, 2, 3	
					$t_{RAC} = 70 \text{ ns}$	90			
Standby current	$\mu\text{PD42S17805L}$	Icc2	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH(\text{MIN.})}, I_o = 0 \text{ mA}$			0.5	mA		
			$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$			0.15			
			$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH(\text{MIN.})}, I_o = 0 \text{ mA}$			2.0			
			$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$			0.5			
RAS only refresh current		Icc3	$\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ $t_{RC} = t_{RC(\text{MIN.})}, I_o = 0 \text{ mA}$		$t_{RAC} = 60 \text{ ns}$	100	mA	1, 2, 3, 4	
					$t_{RAC} = 70 \text{ ns}$	90			
Operating current (Hyper page mode)		Icc4	$\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}, \overline{\text{CAS}}$ Cycling $t_{HPC} = t_{HPC(\text{MIN.})}, I_o = 0 \text{ mA}$		$t_{RAC} = 60 \text{ ns}$	90	mA	1, 2, 5	
					$t_{RAC} = 70 \text{ ns}$	80			
CAS before RAS refresh current		Icc5	$\overline{\text{RAS}}$ Cycling $t_{RC} = t_{RC(\text{MIN.})}, I_o = 0 \text{ mA}$		$t_{RAC} = 60 \text{ ns}$	100	mA	1, 2	
					$t_{RAC} = 70 \text{ ns}$	90			
CAS before RAS long refresh current (2,048 cycles / 128 ms, only for the $\mu\text{PD42S17805L}$)		Icc6	CAS before $\overline{\text{RAS}}$ refresh: $t_{RC} = 62.5 \text{ }\mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}:$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(\text{MAX.})}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} $\overline{WE}, \overline{OE}: V_{IH}$ $I_o = 0 \text{ mA}$		$t_{RAS} \leq 1 \text{ }\mu\text{s}$	200	μA	1, 2	
CAS before RAS self refresh current (only for the $\mu\text{PD42S17805L}$)		Icc7	$\overline{\text{RAS}}, \overline{\text{CAS}}:$ $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(\text{MAX.})}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$			150			
Input leakage current		Ii(L)	$V_i = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V		-5	+5	μA		
Output leakage current		Io(L)	$V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)		-5	+5	μA		
High level output voltage		Voh	$I_o = -2.0 \text{ mA}$		2.4		V		
Low level output voltage		Vol	$I_o = +2.0 \text{ mA}$			0.4	V		


- Notes**
1. Icc1, Icc3, Icc4, Icc5 and Icc6 depend on cycle rates (t_{RC} and t_{HPC}).
 2. Specified values are obtained with outputs unloaded.
 3. Icc1 and Icc3 are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$ and $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$.
 4. Icc3 is measured assuming that all column address inputs are held at either high or low.
 5. Icc4 is measured assuming that all column address inputs are switched only once during each hyper page cycle.

6427525 0091161 610


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t _{RC}	104	—	124	—	ns	
RAS Precharge Time	t _{RP}	40	—	50	—	ns	
CAS Precharge Time	t _{CPN}	10	—	10	—	ns	
RAS Pulse Width	t _{RA}	60	10,000	70	10,000	ns	1
CAS Pulse Width	t _{CA}	10	10,000	12	10,000	ns	
RAS Hold Time	t _{RSH}	10	—	12	—	ns	
CAS Hold Time	t _{CSH}	40	—	50	—	ns	
RAS to CAS Delay Time	t _{RCO}	14	45	14	52	ns	2
RAS to Column Address Delay Time	t _{RAD}	12	30	12	35	ns	2
CAS to RAS Precharge Time	t _{CRP}	5	—	5	—	ns	3
Row Address Setup Time	t _{ASR}	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	10	—	12	—	ns	
OE Lead Time Referenced to RAS	t _{OES}	0	—	0	—	ns	
CAS to Data Setup Time	t _{CLZ}	0	—	0	—	ns	
OE to Data Setup Time	t _{OIZ}	0	—	0	—	ns	
OE to Data Delay Time	t _{OED}	13	—	15	—	ns	
Transition Time (Rise and Fall)	t _r	1	50	1	50	ns	
Refresh Time	t _{REF}	—	128	—	128	ms	4
		—	32	—	32	ms	

■ 6427525 0091162 557 ■

Notes 1. In CAS before RAS refresh cycles, tras (MAX.) is 100 μ s.

If 10 μ s < tras < 100 μ s, RAS precharge time for CAS before RAS self refresh (trps) is applied.

2. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from <u>RAS</u>
$t_{RAD} \leq t_{RAD}(\text{MAX.})$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{RAC}(\text{MAX.})$	$t_{RAC}(\text{MAX.})$
$t_{RAD} > t_{RAD}(\text{MAX.})$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{AA}(\text{MAX.})$	$t_{RAD} + t_{AA}(\text{MAX.})$
$t_{RCD} > t_{RCD}(\text{MAX.})$	$t_{CAC}(\text{MAX.})$	$t_{RCD} + t_{CAC}(\text{MAX.})$

$t_{RAD}(\text{MAX.})$ and $t_{RCD}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD}(\text{MAX.})$ and $t_{RCD} \geq t_{RCD}(\text{MAX.})$ will not cause any operation problems.

- 3.** $t_{CRP}(\text{MIN.})$ requirement is applied to RAS, CAS cycles.
- 4.** This specification is applied only to the μ PD42S17805L.

Read Cycle

Parameter	Symbol	$t_{RAC} = 60 \text{ ns}$		$t_{RAC} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from <u>RAS</u>	t_{RAC}	—	60	—	70	ns	1
Access Time from <u>CAS</u>	t_{CAC}	—	15	—	18	ns	1
Access Time from Column Address	t_{AA}	—	30	—	35	ns	1
Access Time from <u>OE</u>	t_{OE}	—	15	—	18	ns	
Column Address Lead Time Referenced to <u>RAS</u>	t_{RAL}	30	—	35	—	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	ns	
Read Command Hold Time Referenced to <u>RAS</u>	t_{RRH}	0	—	0	—	ns	2
Read Command Hold Time Referenced to <u>CAS</u>	t_{RCH}	0	—	0	—	ns	2
Output Buffer Turn-off Delay Time from <u>OE</u>	t_{OEZ}	0	13	0	15	ns	3
<u>CAS</u> Hold Time to <u>OE</u>	t_{CHO}	5	—	5	—	ns	

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from <u>RAS</u>
$t_{RAD} \leq t_{RAD}(\text{MAX.})$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{RAC}(\text{MAX.})$	$t_{RAC}(\text{MAX.})$
$t_{RAD} > t_{RAD}(\text{MAX.})$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{AA}(\text{MAX.})$	$t_{RAD} + t_{AA}(\text{MAX.})$
$t_{RCD} > t_{RCD}(\text{MAX.})$	$t_{CAC}(\text{MAX.})$	$t_{RCD} + t_{CAC}(\text{MAX.})$

$t_{RAD}(\text{MAX.})$ and $t_{RCD}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD}(\text{MAX.})$ and $t_{RCD} \geq t_{RCD}(\text{MAX.})$ will not cause any operation problems.

- 2.** Either t_{RCH} (MIN.) or t_{RRH} (MIN.) should be met in read cycles.
- 3.** $t_{OEZ}(\text{MAX.})$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

■ 6427525 0091163 493 ■

Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
WE Hold Time Referenced to $\overline{\text{CAS}}$	t _{WCH}	10	—	10	—	ns	1
WE Pulse Width	t _{WP}	10	—	10	—	ns	1
WE Lead Time Referenced to $\overline{\text{RAS}}$	t _{WL}	10	—	12	—	ns	
WE Lead Time Referenced to $\overline{\text{CAS}}$	t _{WL}	10	—	12	—	ns	
WE Setup Time	t _{WCS}	0	—	0	—	ns	2
OE Hold Time	t _{OEH}	0	—	0	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	ns	3
Data-in Hold Time	t _{DH}	10	—	10	—	ns	3

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{\text{WE}}$ falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	t _{RWC}	133	—	157	—	ns	
RAS to WE Delay Time	t _{RWD}	77	—	89	—	ns	1
CAS to WE Delay Time	t _{CWD}	32	—	37	—	ns	1
Column Address to WE Delay Time	t _{CWD}	47	—	54	—	ns	1

- Note**
1. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

■ b427525 0091164 32T ■

Hyper Page Mode

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t _{HPC}	25	—	30	—	ns	1
RAS Pulse Width	t _{RASP}	60	125,000	70	125,000	ns	
CAS Pulse Width	t _{HCAS}	10	10,000	12	10,000	ns	
CAS Precharge Time	t _{CP}	10	—	10	—	ns	
Access Time from CAS Precharge	t _{ACP}	—	35	—	40	ns	
CAS Precharge to WE Delay Time	t _{CPWD}	52	—	59	—	ns	2
RAS Hold Time from CAS Precharge	t _{RHCP}	35	—	40	—	ns	
Read Modify Write Cycle Time	t _{HPRWC}	66	—	75	—	ns	
Data Output Hold Time	t _{DHC}	5	—	5	—	ns	
OE to CAS Hold Time	t _{OCH}	5	—	5	—	ns	4
OE Precharge Time	t _{OEP}	5	—	5	—	ns	
Output Buffer Turn-off Delay from WE	t _{WEZ}	0	13	0	15	ns	3,4
WE Pulse Width	t _{WPZ}	10	—	10	—	ns	4
Output Buffer Turn-off Delay from RAS	t _{ORF}	0	13	0	15	ns	3,4
Output Buffer Turn-off Delay from CAS	t _{OFC}	0	13	0	15	ns	3,4

Notes 1. t_{HPC} (MIN.) is applied to CAS access.

2. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd ≥ trwd (MIN.), tcwd ≥ tcwd (MIN.), tawd ≥ tawd (MIN.) and tcpwd ≥ tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. tofc (MAX.), tofr (MAX.) and twez (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to Voh or Vol.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.
 - (1) Both RAS and CAS are inactive (at the end of the read cycle)
WE: inactive, OE: active
tofc is effective when RAS is inactivated before CAS is inactivated.
tofr is effective when CAS is inactivated before RAS is inactivated.
 - (2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)
WE, OE: inactive toe is effective.
 - (3) Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)
WE, OE: active and either trrh or trch must be met twez and twpz are effective.
 - (4) WE: inactive (in read cycle)
CAS: inactive, OE: active tcho is effective.
CAS, OE: active toch is effective.

■ 6427525 0091165 266 ■


Refresh Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	t _{CSR}	5	—	5	—	ns	
CAS Hold Time (CAS before RAS Refresh)	t _{CHR}	10	—	10	—	ns	
RAS Precharge CAS Hold Time	t _{RPC}	5	—	5	—	ns	
RAS Pulse Width (CAS before RAS Self Refresh)	t _{RASS}	100	—	100	—	μ s	1
RAS Precharge Time (CAS before RAS Self Refresh)	t _{RPS}	110	—	130	—	ns	1
CAS Hold Time (CAS before RAS Self Refresh)	t _{CHS}	-50	—	-50	—	ns	1
WE Setup Time	t _{WSR}	10	—	10	—	ns	
WE Hold Time	t _{WHR}	15	—	15	—	ns	

Note 1. This specification is applied only to the μ PD42S17805L.

■ 6427525 0091166 1T2 ■


Read Cycle



6427525 0091167 039


347

Early Write Cycle



Remark \overline{OE} : Don't care


Late Write Cycle




6427525 0091169 901

349

Read Modify Write Cycle




Hyper Page Mode Read Cycle




Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

■ 6427525 0091171 561 ■


Hyper Page Mode Read Cycle (WE Control)



Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode Read Cycle (OE Control)


Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode Early Write Cycle

Remarks 1. \overline{OE} : Don't care


2. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode Late Write Cycle




Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode Read Modify Write Cycle




Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode Read and Write Cycle



Remark In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S17805L)

Remark Address, \overline{OE} : Don't care I/O : Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed **CAS before RAS** long refresh; However, when used in combination with burst **CAS before RAS** long refresh or with long **RAS** only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When **CAS before RAS** self refresh and burst **CAS before RAS** long refresh are used in combination, please perform **CAS before RAS** refresh 2,048 times within a 32 ms interval just before and after setting **CAS before RAS** self refresh.

(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh


When **CAS before RAS** self refresh and **RAS** only refresh are used in combination, please perform **RAS** only refresh 2,048 times within a 32 ms interval just before and after setting **CAS before RAS** self refresh.

(3) If tRASS (MIN.) is not satisfied at the beginning of CAS before RAS self refresh cycles ($tRAS < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.


If $10 \mu s < tRAS < 100 \mu s$, **RAS** precharge time for **CAS before RAS** self refresh ($tRPS$) is applied. And refresh cycles (2,048/128 ms) should be met.

For details, please refer to **How to use DRAM User's Manual**.

■ 6427525 0091178 914 ■


CAS Before RAS Refresh Cycle

Remark Address, \overline{OE} : Don't care I/O: Hi-Z

RAS Only Refresh Cycle


Remark \overline{WE} , \overline{OE} : Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




■ 6427525 0091180 572 ■

Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

■ 6427525 0091181 409 ■

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)

Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the 16-bit organization during test mode. Don't care about the input levels of the \overline{CAS} input A0.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh

Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.


(4) Mode Cancellation

The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.




■ 6427525 0091182 345 ■

Package Drawings

28PIN PLASTIC TSOP(II) (400 mil)



detail of lead end



NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
A	18.63 MAX.	0.734 MAX.
B	1.075 MAX.	0.043 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.42 ^{+0.08} _{-0.07}	0.017 ^{+0.003} _{-0.003}
E	0.1 ^{+0.05} _{-0.05}	0.004 ^{+0.002} _{-0.002}
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76 ^{+0.2} _{-0.2}	0.463 ^{+0.008} _{-0.008}
I	10.16 ^{+0.1} _{-0.1}	0.400 ^{+0.004} _{-0.004}
J	0.8 ^{+0.2} _{-0.2}	0.031 ^{+0.009} _{-0.008}
K	0.145 ^{+0.025} _{-0.015}	0.006 ^{+0.001} _{-0.001}
L	0.5 ^{+0.1} _{-0.1}	0.020 ^{+0.004} _{-0.005}
M	0.21	0.009
N	0.10	0.004
P	3° ^{+7°} _{-3°}	3° ^{+7°} _{-3°}

S28G5-50-7JD3

6427525 0091183 281

363

28 PIN PLASTIC SOJ (400 mil)

**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LE-400A1

ITEM	MILLIMETERS	INCHES
B	$18.67^{+0.2}_{-0.35}$	$0.735^{+0.008}_{-0.013}$
C	10.16	0.400
D	11.18 ± 0.2	$0.440^{+0.008}_{-0.007}$
E	1.08 ± 0.15	$0.043^{+0.006}_{-0.007}$
F	0.74	0.029
G	3.5 ± 0.2	$0.138^{+0.008}_{-0.007}$
H	2.545 ± 0.2	0.100 ± 0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 ± 0.10	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
P	9.40 ± 0.20	$0.370^{+0.008}_{-0.007}$
Q	0.10	0.004
T	R 0.85	R 0.033
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD42S17805L, 4217805L.

Types of Surface Mount Device

μ PD42S17805LG5, 4217805LG5 : 28-pin plastic TSOP (II) (400 mil)

μ PD42S17805LLE, 4217805LLE : 28-pin plastic SOJ (400 mil)

■ 6427525 0091185 054 ■

365