

## 64Mb Synchronous DRAM

#### **Features**

· High Performance:

		-80 CL=3	-10 CL=3	-12 CL=3	Units
f <sub>CK</sub>	Clock Frequency	125	100	83	MHz
t <sub>CK</sub>	Clock Cycle	8	10	12	ns
t <sub>AC</sub>	Clock Access Time	6	7	8	ns

- Single Pulsed RAS Interface
- · Fully Synchronous to Positive Clock Edge
- Four Banks controlled by A12/A13 (Bank Select)
- Programmable CAS Latency: 2,3,4
- Programmable Burst Length: 1,2,4,8,full-page
- Programmable Wrap Sequence: Sequential or Interleave

- Multiple Burst Read with Single Write Option
- · Automatic and Controlled Precharge Command
- · Data Mask for Read/Write control (x4,x8)
- Dual Data Mask for byte control (x16)
- · Auto Refresh (CBR) and Self Refresh
- · Suspend Mode and Power Down Mode
- · 4096 refresh cycles/64ms
- Random Column Address every CLK (1-N Rule)
- Single 3.3V ± 0.3V Power Supply
- · LVTTL compatible
- Package: 54 pin 400 mil TSOP-Type II

## **Description**

The IBM0364404C, IBM0364804C, and IBM0364164C are four bank Synchronous DRAMs organized as 4Mbit x 4 I/O x 4 Bank, 2Mbit x 8 I/O x 4 Bank, and 1Mbit x 16 I/O x 4 Bank, respectively. These synchronous devices achieve high speed data transfer rates of up to 125MHz by employing a pipeline chip architecture that synchronizes the output data to a system clock. The chip is fabricated with IBM's advanced 64Mbit single transistor CMOS DRAM process technology.

The device is designed to comply with all JEDEC standards set for synchronous DRAM products, both electrically and mechanically. All of the control, address and data input/output (I/O or DQ) circuits are synchronized with the positive edge of an externally supplied clock.

RAS, CAS, WE, and CS are pulsed signals which are examined at the positive edge of each externally applied clock (CLK). Internal chip operating modes are defined by combinations of these signals and a command decoder initiates the necessary timings for each operation. A fourteen bit address bus accepts address data in the conventional RAS/CAS multiplexing style. Twelve row

addresses (A0-A11) and two bank select addresses (A12, A13) are strobed with  $\overline{\text{RAS}}$ . Ten column addresses (A0-A9) plus bank select addresses are strobed with  $\overline{\text{CAS}}$ . Column address A9 is dropped on the x8 device and column addresses A8 and A9 are dropped on the x16 device.

Prior to any access operation, the CAS latency, burst length, and burst sequence must be programmed into the device by address inputs A0-A9 during a mode register set cycle. In addition, it is possible to program a multiple burst sequence with single write cycle for write through cache operation.

Operating the four memory banks in an interleave fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate of up to 125MHz is possible depending on burst length,  $\overline{\text{CAS}}$  latency, and speed grade of the device.

Auto Refresh (CBR) and Self Refresh operation are supported. These devices operate with a single  $3.3V\pm0.3V$  power supply and are available in 400mil TSOP Type II packages.

# Pin Assignments (Top View)

	i				1 .		•
$V_{DD}$	$v_{DD}$	V <sub>DD</sub>	1 (	54	l v <sub>ss</sub> ∣	$V_{SS}$	$V_{SS}$
DQ0	DQ0	NC [	2	53	NC	DQ7	DQ15
$V_{DDQ}$	$V_{DDQ}$	V <sub>DDQ</sub>	3	52	ן ∨ <sub>SSQ</sub>	$V_{SSQ}$	$V_{SSQ}$
DQ1	NC	ис 🛚	4	51	р ис	NC	DQ14
DQ2	DQ1	DQ0 [	5	50	DQ3	DQ6	DQ13
$V_{SSQ}$	$V_{SSQ}$	V <sub>SSQ</sub> [	6	49	V <sub>DDQ</sub>	$V_{DDQ}$	$V_{DDQ}$
DQ3	NC	NC [	7	48	D NC	NC	DQ12
DQ4	DQ2	NC ]	8		D NC	DQ5	DQ11
$V_{\rm DDQ}$	V <sub>DDQ</sub>	V <sub>DDQ</sub> I	9		□ V <sub>SSQ</sub> □ NC	V <sub>SSQ</sub>	V <sub>SSQ</sub>
DQ5	NC DO3	NC [	10		DQ2	NC DQ4	DQ10
DQ6	DQ3	7	11 12	43	l '		DQ9
V <sub>SSQ</sub> DQ7	V <sub>SSQ</sub> NC	V <sub>SSQ</sub> [	13	42	V <sub>DDQ</sub>	V <sub>DDQ</sub> NC	V <sub>DDQ</sub> DQ8
V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub> [	14	41	D NC D V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
LDQM	NC NC	NC I	15	40	NC NC	VSS NC	NC
WE	WE	WE	16	39	DQM	DQM	UDQM
CAS	CAS	CAS ]	17	38	□ clk	CLK	CLK
RAS	RAS	RAS [	18	37	CKE	CKE	CKE
<del>CS</del>	<del>cs</del>	<u>cs</u> [	19	36	р ис	NC	NC
A13/BS0	A13/BS0	A13/BS0 [	20	35	D A11 │	<b>A</b> 11	<b>A</b> 11
A12/BS1	A12/BS1	A12/BS1 [	21		A9	A9	A9
A10/AP	A10/AP	A10/AP	22		A8	A8	A8
A0	A0	A0 🛚	23		D A7	A7	A7
A1 A2	A1	A1 [ A2 [	24		D A6	A6	A6
	A2	1 7	25		□ A5 □ A4	A5	A5
A3 V <sub>DD</sub>	A3 V <sub>DD</sub>	A3 [ V <sub>DD</sub> [	26 27		□ A4 □ V <sub>SS</sub>	A4 V <sub>SS</sub>	A4 V <sub>SS</sub>
<b>V</b> DD	<b>,</b> ∧ DD	'00 4	21	20	P vss	<b>V</b> SS	<b>V</b> SS
		E4 min	Digetic TCOD	/II\	00 mil		
		54-pin	Plastic TSOP	(11) 4	OU MIII		
		4M	lbit x 4 I/O x 4	Baı	nk		
			IBM03644040	:Т3			
		21	/lbit x 8 I/O x 4	l Ba	nk	'	
			IBM03648040	СТЗ			

1Mbit x 16 I/O x 4 Bank IBM0364164CT3



# **Pin Description**

CLK	Clock Input	DQ0-DQ15	Data Input/Output
CKE	Clock Enable	DQM, LDQM, UDQM	Data Mask
cs	Chip Select	VDD	Power (+3.3V)
RAS	Row Address Strobe	VSS	Ground
CAS	Column Address Strobe	VDDQ	Power for DQs (+3.3V)
WE	Write Enable	VSSQ	Ground for DQs
BS1, BS0 (A12, A13)	Bank Select	NC	No Connection
A0 - A11	Address Inputs	<u>—</u>	_


# **Input/Output Functional Description**

Symbol	Туре	Signal	Polarity	Function
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
<del>CS</del>	Input	Pulse	Active Low	CS enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
RAS, CAS WE	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$ , $\overline{\text{RAS}}$ , and $\overline{\text{WE}}$ define the operation to be executed by the SDRAM.
BS1, BS0 (A12, A13)	Input	Level	_	Selects which bank is to be active.
				During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge.
				During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) when sampled at the rising clock edge.
A0 - A11	Input	Level	—	A10 is used to invoke auto-precharge operation at the end of the burst read or write cycle. If A10 is high, auto-precharge is selected and BS0, BS1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled.
				During a Precharge command cycle, A10 is used in conjunction with BS0, BS1 to control which bank(s) to precharge. If A10 is high, all banks will be precharged regardless of the state of BS. If A10 is low, then BS0 and BS1 are used to define which bank to precharge.
DQ0 - DQ15	Input Output	Level	_	Data Input/Output pins operate in the same manner as on conventional DRAMs.
DQM LDQM UDQM	Input	Pulse	Active Low	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high.
VDD, V <sub>SS</sub>	Supply			Power and ground for the input buffers and the core logic.
VDDQ VSSQ	Supply	_	_	Isolated power supply and ground for the output buffers to provide improved noise immunity.

# **Ordering Information**

Part Number	CAS Latencies	Power Supply	Clock Cycle	Package	Org
IBM0364404CT3-80	2,3,4	3.3V	8ns	400mil Type II TSOP-54	x4
IBM0364404CT3-10	2,3,4	3.3V	10ns	400mil Type II TSOP-54	x4
IBM0364404CT3-12	2,3,4	3.3V	12ns	400mil Type II TSOP-54	x4
IBM0364804CT3-80	2,3,4	3.3V	8ns	400mil Type II TSOP-54	x8
IBM0364804CT3-10	2,3,4	3.3V	10ns	400mil Type II TSOP-54	x8
IBM0364804CT3-12	2,3,4	3.3V	12ns	400mil Type II TSOP-54	x8
IBM0364164CT3-80	2,3,4	3.3V	8ns	400mil Type II TSOP-54	x16
IBM0364164CT3-10	2,3,4	3.3V	10ns	400mil Type II TSOP-54	x16
IBM0364164CT3-12	2,3,4	3.3V	12ns	400mil Type II TSOP-54	x16

## **Block Diagram**



Cell Array for 4Mb x 4 DQ x 4 Bank (per Bank): 4096 Row x 1024 Col x 4 DQ (DQ0-DQ3). Cell Array for 2Mb x 8 DQ x 4 Bank (per Bank): 4096 Row x 512 Col x 8 DQ (DQ0-DQ7). Cell Array for 1Mb x 16 DQ x 4 Bank (per Bank): 4096 Row x 256 Col x 16 DQ (DQ0-DQ15).



#### **Power On and Initialization**

The default power on state of the mode register is supplier specific and may be undefined. The following power on and initialization sequence guarantees the device is preconditioned to each users specific needs.

Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner. During power on, all VDD and VDDQ pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed VDD+0.3V on any of the input pins or VDD supplies. The CLK signal must be started at the same time. After power on, an initial pause of 200µs is required followed by a precharge of both banks using the precharge command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once both banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required. These may be done before or after programming the Mode Register. Failure to follow these steps may lead to unpredictable start-up modes.

## **Programming the Mode Register**

For application flexibility,  $\overline{\text{CAS}}$  latency, burst length, burst sequence, and operation type are user defined variables and must be programmed into the SDRAM Mode Register with a single Mode Register Set Command. Any content of the Mode Register can be altered by re-executing the Mode Register Set Command. If the user chooses to modify only a subset of the Mode Register variables, all four variables must be redefined when the Mode Register Set Command is issued.


After initial power up, the Mode Register Set Command must be issued before read or write cycles may begin. Both banks must be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. The Mode Register Set Command is activated by the low signals of RAS,  $\overline{CAS}$ ,  $\overline{CS}$  and  $\overline{WE}$  at the positive edge of the clock. The address input data during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A new command may be issued following the mode register set command once a delay equal to  $t_{RSC}$  has elapsed.

## **CAS** Latency

The  $\overline{\text{CAS}}$  latency is a parameter that is used to define the delay from when a Read Command is registered on a rising clock edge to when the data from that Read Command becomes available at the outputs. The  $\overline{\text{CAS}}$  latency is expressed in terms of clock cycles and can have a value of 2, 3, or 4 cycles. The value of the  $\overline{\text{CAS}}$  latency is determined by the speed grade of the device and the clock frequency that is used in the application. A table showing the relationship between the  $\overline{\text{CAS}}$  latency, speed grade, and clock frequency appears in the Electrical Characteristics section of this document. Once the appropriate  $\overline{\text{CAS}}$  latency has been selected it must be programmed into the mode register after power up, for an explanation of this procedure see Programming the Mode Register in the previous section.



# **Mode Register Operation (Address Input For Mode Set)**



М6	M5	M4	Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

1

1

1

Full Page

Reserved

## **Burst Mode Operation**

Burst mode operation is used to provide a constant flow of data to memory locations (write cycle), or from memory locations (read cycle). There are three parameters that define how the burst mode will operate. These parameters include burst sequence, burst length, and operation mode. The burst sequence and burst length are programmable, and are determined by address bits A0 - A3 during the Mode Register Set command. Operation mode is also programmable and is set by address bits A8 - A13.

The burst type is used to define the order in which the burst data will be delivered or stored to the SDRAM. Two types of burst sequences are supported, sequential and interleaved. See Table.

The burst length controls the number of bits that will be output after a Read Command, or the number of bits to be input after a Write Command. The burst length can be programmed to have values of 1, 2, 4, 8 or full page (actual page length is dependent on organization: x4, x8, or x16). Full page burst operation is only possible using the sequential burst type.

Burst operation mode can be normal operation or multiple burst with single write operation. Normal operation implies that the device will perform burst operations on both read and write cycles until the desired burst length is satisfied. Multiple burst with single write operation was added to support Write Through Cache operation. Here, the programmed burst length only applies to read cycles. All write cycles are single write operations when this mode is selected.

## **Burst Length and Sequence**

Burst Length	Starting Address (A2 A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
	x x 0	0, 1	0, 1
2	x x 1	1, 0	1, 0
***************************************	x 0 0	0, 1, 2, 3	0, 1, 2, 3
4	x 0 1	1, 2, 3, 0	1, 0, 3, 2
4	x 1 0	2, 3, 0, 1	2, 3, 0, 1
	x 1 1	3, 0, 1, 2	3, 2, 1, 0
	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0 0 1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
0	011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
8	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
Full Page (Note)	nnn	Cn, Cn+1, Cn+2,	Not Supported

Note: Page length is a function of I/O organization and column addressing.

X4 organization (CA0-CA9); Page Length = 1024 bits

X8 organization (CA0-CA8); Page Length = 512 bits


X16 organization (CA0-CA7); Page Length = 256 bits

#### **Bank Activate Command**

In relation to the operation of a fast page mode DRAM, the Bank Activate command corresponds to a falling RAS signal. The Bank Activate command is issued by holding CAS and WE high with CS and RAS low at the rising edge of the clock. The bank select address A12 - A13 is used to select the desired bank. The row address A0 - A11 is used to determine which row to activate in the selected bank.

The Bank Activate command must be applied before any Read or Write operation can be executed. The delay from when the Bank Activate command is applied to when the first read or write operation can begin must meet or exceed the  $\overline{RAS}$  to  $\overline{CAS}$  delay time ( $t_{RCD}$ ). Once a bank has been activated it must be precharged before another Bank Activate command can be applied to the same bank. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device ( $t_{RC}$ ). The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time ( $t_{RRD}$ ). The maximum time that each bank can be held active is specified as  $t_{RAS(max)}$ .

#### Bank Activate Command Cycle (CAS Latency = 3)



#### Bank Select

The Bank Select inputs, BS0 and BS1, determine the bank to be used during a Bank Activate, Precharge, Read, or Write operation.

#### **Bank Selection Bits**

BS0	BS1	Bank
0	0	Bank0
0	1	Bank1
1	0	Bank2
1	1	Bank3

#### **Read and Write Access Modes**

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting  $\overline{RAS}$  high and  $\overline{CAS}$  low at the clock's rising edge after the necessary  $\overline{RAS}$  to  $\overline{CAS}$  delay ( $t_{RCD}$ ).  $\overline{WE}$  must also be defined at this time to determine whether the access cycle is a read operation ( $\overline{WE}$  high), or a write operation ( $\overline{WE}$  low). The address inputs determine the starting column address.

The SDRAM provides a wide variety of fast access modes. A single Read or Write Command will initiate a serial read or write operation on successive clock cycles at data rates of up to 125MHz. The number of serial data bits for each access is equal to the burst length, which is programmed into the Mode Register. If the burst length is full page, data is repeatedly read out or written until a Burst Stop or Precharge Command is issued.


Similar to Page Mode of conventional DRAMs, a read or write cycle can not begin until the sense amplifiers latch the selected row address information. The refresh period ( $t_{REF}$ ) is what limits the number of random column accesses to an activated bank. A new burst access can be done even before the previous burst ends. The ability to interrupt a burst operation at every clock cycle is supported; this is referred to as the 1-N rule. When the previous burst is interrupted by another Read or Write Command, the remaining addresses are overridden by the new address.

Precharging an active bank after each read or write operation is not necessary providing the same row is to be accessed again. To perform a read or write cycle to a different row within an activated bank, the bank must be precharged and a new Bank Activate command must be issued. When more than one bank is activated, interleaved (ping pong) bank Read or Write operations are possible. By using the programmed burst length and alternating the access and precharge operations between multiple banks, fast and seamless data access operation among many different pages can be realized. When multiple banks are activated, column to column interleave operation can be done between different pages. Finally, Read or Write Commands can be issued to the same bank or between active banks on every clock cycle.

#### **Burst Read Command**

The Burst Read command is initiated by having  $\overline{CS}$  and  $\overline{CAS}$  low while holding  $\overline{RAS}$  and  $\overline{WE}$  high at the rising edge of the clock. The address inputs determine the starting column address for the burst, the Mode Register sets type of burst (sequential or interleave) and the burst length (1, 2, 4, 8, full page). The delay from the start of the command to when the data from the first cell appears on the outputs is equal to the value of the  $\overline{CAS}$  latency that is set in the Mode Register.


#### Burst Read Operation (Burst Length = 4, CAS latency = 2, 3, 4)



## Read Interrupted by a Read

A Burst Read may be interrupted before completion of the burst by another Read Command, with the only restriction being that the interval that separates the commands must be at least one clock cycle. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. The data from the first Read Command continues to appear on the outputs until the  $\overline{\text{CAS}}$  latency from the interrupting Read Command is satisfied, at this point the data from the interrupting Read Command appears.


#### **Read Interrupted by a Read** (Burst Length = 4, CAS latency = 2, 3, 4)



## Read Interrupted by a Write


To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a high impedance state to avoid data contention on the DQ bus. If a Read Command will issue data on the first and second clocks cycles of the write operation, DQM is needed to insure the DQs are tri-stated. After that point the Write Command will have control of the DQ bus.

#### Minimum Read to Write Interval (Burst Length = 4, CAS latency = 2, 3, 4)





# Non-Minimum Read to Write Interval (Burst Length = 4, CAS latency = 2, 3, 4)




: DQM high for CAS latency = 2

: DQM high for CAS latency = 3

#### **Burst Write Command**

The Burst Write command is initiated by having  $\overline{CS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  low while holding  $\overline{RAS}$  high at the rising edge of the clock. The address inputs determine the starting column address. There is no  $\overline{CAS}$  latency required for burst write cycles. Data for the first burst write cycle must be applied on the DQ pins on the same clock cycle that the Write Command is issued. The remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored.


#### **Burst Write Operation** (Burst Length = 4, $\overline{CAS}$ latency = 2, 3, or 4)



### Write Interrupted by a Write

A burst write may be interrupted before completion of the burst by another Write Command. When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.


### Write Interrupted by a Write (Burst Length = 4, CAS latency = 2, 3, or 4)



### Write Interrupted by a Read


A Read Command will interrupt a burst write operation on the same clock cycle that the Read Command is registered. The DQs must be in the high impedance state at least one cycle before the interrupting read data appears on the outputs to avoid data contention. When the Read Command is registered, any residual data from the burst write cycle will be ignored. Data that is presented on the DQ pins before the Read Command is initiated will actually be written to the memory.

## Minimum Write to Read Interval (Burst Length = 4, CAS latency = 2, 3, 4)





# Non-Minimum Write to Read Interval (Burst Length = 4, CAS latency = 2, 3, 4)






### **Burst Stop Command**

Once a burst read or write operation has been initiated, there exist several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation or using a Precharge Command to interrupt a burst cycle and close the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid DQ contention.

If the burst length is full page, the Burst Stop Command may also be used to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop Command is defined by having RAS and CAS high with CS and WE low at the rising edge of the clock.


When using the Burst Stop Command during a burst read cycle, the data DQs go to a high impedance state after a delay which is equal to the CAS Latency set in the Mode Register.

## Termination of a Burst Read Operation (Burst Length = Full Page, CAS Latency = 2, 3, 4)



If a Burst Stop Command is issued during a full page burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the DQ pins before the Burst Stop Command is registered will be written to the memory.

#### Termination of a Burst Write Operation (Burst Length = Full Page, CAS latency = 2, 3, 4)




Input data for the Write is masked.

## **Auto-Precharge Operation**


Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge Command or the auto-precharge function. When a Read or a Write Command is given to the SDRAM, the CAS timing accepts one extra address, column address A10, to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If A10 is low when the READ or WRITE Command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst sequence. If A10 is high when the Read or Write Command is issued, then the auto-precharge function is engaged. During auto-precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge before all burst read cycles have been completed. It will begin to precharge after a delay equal to the burst length, expressed in clocks. This feature allows the precharge operation to be partially or completely hidden during the burst read cycles (dependent upon CAS latency) thus improving system performance for random data access. Auto-precharge can also be implemented during Write commands although precharge can not begin any sooner than is possible by issuing the Precharge Command directly to the device.

A Read or Write Command without auto-precharge can be terminated in the midst of a burst operation. However, a Read or Write Command with auto-precharge can not be interrupted before the entire burst operation is completed. Therefore use of a Read, Write, or Precharge Command is prohibited during a read or write cycle with auto-precharge. Once the precharge operation has started the bank cannot be reactivated until the Precharge time ( $t_{\rm RP}$ ) has been satisfied. It should be noted that the device will not respond to the Auto-Precharge command if the device is programmed for full page burst read or write cycles, or full page burst read cycles with single write operation.


## Burst Read with Auto-precharge (Burst Length = 1, CAS Latency = 2, 3, 4)



# **Burst Read with Auto-precharge** (Burst Length = 2, $\overline{CAS}$ Latency = 2, 3, 4)




## Burst Read with Auto-precharge (Burst Length = 4, CAS Latency = 2, 3, 4)



If A10 is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge operation one clock delay from the last burst write cycle. This delay is referred to as  $t_{DPL}$ . The bank undergoing auto-precharge can not be reactivated until  $t_{DPL}$  and  $t_{RP}$  are satisfied. This is referred to as  $t_{DAL}$ , Data-in to Active delay ( $t_{DAL} = t_{DPL} + t_{RP}$ ).

### **Burst Write with Auto-Precharge** (Burst Length = 2, $\overline{CAS}$ Latency = 2, 3, 4)



When using the Auto-precharge Command, the interval between the Bank Activate Command and the beginning of the internal precharge operation must satisfy  $t_{RAS(min)}$ . If this interval does not satisfy  $t_{RAS(min)}$  then  $t_{RCD}$  must be extended.

## **Precharge Command**


The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is triggered when  $\overline{CS}$ ,  $\overline{RAS}$  and  $\overline{WE}$  are low and  $\overline{CAS}$  is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank separately or all banks simultaneously. Three address bits, A10, A12, and A13, are used to define which bank(s) is to be precharged when the command is issued.

## **Bank Selection for Precharge by Address Bits**


A10	Bank Select	Precharged Bank(s)
LOW	BS0, BS1	Bank defined by BS0, BS1 only
HIGH	DON'T CARE	All Banks

After the Precharge Command is issued, the precharged bank must be reactivated before a new read or write access can be executed. The delay between the Precharge Command and the Activate Command must be greater than or equal to the Precharge time ( $t_{RP}$ ).

# Burst Read followed by the Precharge Command (Burst Length = 4, CAS Latency = 3)




## Burst Write followed by the Precharge Command (Burst Length = 2, CAS Latency = 2)



## **Precharge Termination**


The Precharge Command may be used to terminate either a burst read or burst write operation. When the Precharge command is issued, the burst operation is terminated and bank precharge begins. For burst read operations, valid data will continue to appear on the data bus as a function of CAS Latency.

## Burst Read Interrupted by Precharge (Burst Length = 8, CAS Latency = 2, 3, 4)



Burst write operations will be terminated by the Precharge command. The last write data that will be properly stored in the device is that write data that is presented to the device on the clock cycle prior to the Precharge command.

## Precharge Termination of a Burst Write (Burst Length = 8, CAS Latency =2, 3, 4)



## Automatic Refresh Command (CAS Before RAS Refresh)

When  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are held low with CKE and  $\overline{\text{WE}}$  high at the rising edge of the clock, the chip enters the Automatic Refresh mode (CBR). All banks of the SDRAM must be precharged and idle for a minimum of the Precharge time ( $t_{\text{RP}}$ ) before the Auto Refresh Command (CBR) can be applied. An address counter, internal to the device provides the address during the refresh cycle. No control of the external address pins is required once this cycle has started.

When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the Auto Refresh Command (CBR) and the next Activate Command or subsequent Auto Refresh Command must be greater than or equal to the  $\overline{RAS}$  cycle time ( $t_{RC}$ ).

#### **Self Refresh Command**


The SDRAM device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and CKE held low with  $\overline{\text{WE}}$  high at the rising edge of the clock. All banks must be idle prior to issuing the Self Refresh Command. Once the command is registered, CKE must be held low to keep the device in Self Refresh mode. When the SDRAM has entered Self Refresh mode all of the external control signals, except CKE, are disabled. The clock is internally disabled during Self Refresh Operation to save power. The user may halt the external clock while the device is in Self Refresh mode, however, the clock must be restarted before the device can exit Self Refresh operation. Once the clock is cycling, the device will exit Self Refresh operation after CKE is returned high. A minimum delay time is required when the device exits Self Refresh Operation and before the next command can be issued. This delay is equal to the  $\overline{\text{RAS}}$  cycle time ( $t_{\text{RC}}$ ) plus the Self Refresh exit time ( $t_{\text{SREX}}$ ).

#### **Power Down Mode**

In order to reduce standby power consumption, a power down mode is available. Once the Power Down mode is initiated by holding CKE low, all of the receiver circuits except CKE are gated off. The Power Down mode does not perform any refresh operations, therefore the device can't remain in Power Down mode longer than the Refresh period ( $t_{\rm RFF}$ ) of the device.


The Power Down mode is exited by bringing CKE high. When CKE goes high, a No Operation Command is required on the next rising clock edge, depending on  $t_{CK}$ . The input buffers need to be enabled with CKE held high for a period equal to  $t_{CES(min)} + t_{CK(min)}$ . (See below.)

# Power Down Mode Exit Timing $(t_{CK} < t_{CES(min)} + t_{CK(min)})$






# Power Down Mode Exit Timing $(t_{CK} \ge t_{CES(min)} + t_{CK(min)})$



#### **Data Mask**

The SDRAM has a Data Mask function that can be used in conjunction with data read and write cycles. When the Data Mask is activated (DQM high) during a write cycle, the write operation is prohibited immediately (zero clock latency). If the Data Mask is activated during a read cycle, the data outputs are disabled and become high impedance after a two clock delay, independent of  $\overline{CAS}$  latency.

## Data Mask Activated During a Read Cycle (Burst Length = 4, CAS Latency = 2)



## **No Operation Command**

The No Operation Command should be used in cases when the SDRAM is in a idle or a wait state. The purpose of the No Operation Command is to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when  $\overline{CS}$  is low with  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

#### **Deselect Command**

The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when  $\overline{CS}$  is brought high, the  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  signals become don't cares.




## **Clock Suspend Mode**

During normal access mode, CKE is held high enabling the clock. When CKE is registered low while at least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode deactivates the internal clock and suspends or "freezes" any clocked operation that was currently being executed. There is a one clock delay between the registration of CKE low and the time at which the SDRAM's operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are issued. The Clock Suspend mode is exited by bringing CKE high. There is a one clock cycle delay from when CKE returns high to when Clock Suspend mode is exited.


When the operation of the SDRAM is suspended during the execution of a Burst Read operation, the last valid data output onto the DQ pins will be actively held valid until Clock Suspend mode is exited.

#### Clock Suspend During a Read Cycle (Burst Length = 4, CAS Latency = 2)



If Clock Suspend mode is initiated during a burst write operation, then the input data is masked and ignored until the Clock Suspend mode is exited.

# Clock Suspend During a Write Cycle (Burst Length = 4, $\overline{CAS}$ Latency = 2)





## Command Truth Table (Notes: 1)

	<u> </u>	Cł	ΚE	**************************************								
Function	Device State	Previous Cycle	Current Cycle	CS	RAS	CAS	WE	DQM	A12, A13	A10	A11, A9-A0	Notes
Mode Register Set	Idle	Н	Χ	L	L	L	L	Х		OP Co	de	
Auto (CBR) Refresh	Idle	Н	Н	L	L	L	Н	Х	Χ	Х	Х	
Entry Self Refresh	Idle	Н	L	L	L	L	Н	Х	Х	Х	Х	
Exit Self Refresh	ldle (Self-Refresh)	L	Н	Н	X H	X H	X X	x	х	х	х	
Single Bank Precharge	Any	Н	Х	L L	L	Н	^ L	Х	BS	L	X	2
Precharge all Banks	Any	Н	Χ	L	L	Н	L	Х	Х	Н	Х	
Bank Activate	ldle	Н	Χ	L	L	Н	Н	Х	BS	Row	Address	2
Write	Active	Н	Х	L	Н	L	L	Х	BS	L	Column	2
Write with Auto-Precharge	Active	Н	Χ	L	Н	L	L	Х	BS	Н	Column	2
Read	Active	Н	Χ	L	Н	L	Н	Х	BS	L	Column	2
Read with Auto-Precharge	Active	Н	Χ	L	Н	L	Н	Х	BS	Н	Column	2
Burst Termination	Active	Н	Х	L	Н	Н	L	Х	Х	Х	Х	3, 8
No Operation	Any	Н	Χ	L	Н	Н	Н	Х	Х	Х	Х	
Device Deselect	Any	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	
Clock Suspend Mode Entry	Active	Н	L	Х	X	Х	Х	Х	Х	Х	X	4
Clock Suspend Mode Exit	Active	L	Н	Х	Х	Х	Х	Х	Х	Х	Х	
Data Write/Output Enable	Active	Н	Х	Х	Х	Χ	Χ	L	Х	Х	Х	5
Data Mask/Output Disable	Active	Н	Χ	Х	Х	Χ	Χ	Н	Х	Х	Х	5
Power Down Mode Entry	Idlo/Activo	Н	ı	Н	Χ	Χ	Χ	х	χ	х	X	6.7
Fower Down Mode Entry	Down Mode Entry Idle/Active	П	L	L	Н	Н	Х	^	^	^	^	6, 7

- 1. All of the SDRAM operations are defined by states of  $\overline{\text{CS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and DQM at the positive rising edge of the clock.
- 2. Bank Select (BS0, BS1): BS0, BS1 = 0,0 selects bank 0; BS0, BS1 = 0,1 selects bank 1; BS0, BS1 = 1,0 selects bank 2; BS0, BS1 = 1,1 selects bank 3.
- 3. During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS latency.
- 4. During normal access mode, CKE is held high and CLK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.
- 5. The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).
- 6. All banks must be precharged before entering the Power Down Mode.(If this command is issued during a burst operation, the device state will be clock suspend mode.)The Power Down Mode does not perform any refresh operations, therefore the device can't remain in this mode longer than the Refresh period (t<sub>REF</sub>) of the device. One clock delay is required for mode entry and exit.
- 7. If  $\overline{\text{CS}}$  is low, then when CKE returns high, no command is registered into the chip for one clock cycle.
- 8. Device state is full page burst operation. Use of this command to terminate other burst length operations is illegal.

### Command Truth Table (Notes: 1)

Function	Davida	CKE							A10		Δ11		
		Device State	Previous Cycle	Cycle	<u>CS</u>	RAS	CAS	WE	DQM	A13	<b>A</b> 10	A11, A9-A0	Notes
000000000000000000000000000000000000000				11	Н	Х	Х	Х	V	V	V	V	6.7
200000000000000000000000000000000000000	Power Down Wode Exit	Any (Power Down)	L	П	L	Н	Н	Х	^	^	^	^	0, /

- 1. All of the SDRAM operations are defined by states of CS, WE, RAS, CAS, and DQM at the positive rising edge of the clock.
- 2. Bank Select (BS0, BS1): BS0, BS1 = 0,0 selects bank 0; BS0, BS1 = 0,1 selects bank 1; BS0, BS1 = 1,0 selects bank 2; BS0, BS1 = 1,1 selects bank 3.
- 3. During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS latency.
- 4. During normal access mode, CKE is held high and CLK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.
- 5. The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).
- 6. All banks must be precharged before entering the Power Down Mode.(If this command is issued during a burst operation, the device state will be clock suspend mode.) The Power Down Mode does not perform any refresh operations, therefore the device can't remain in this mode longer than the Refresh period (t<sub>REF</sub>) of the device. One clock delay is required for mode entry and exit.
- 7. If CS is low, then when CKE returns high, no command is registered into the chip for one clock cycle.
- 8. Device state is full page burst operation. Use of this command to terminate other burst length operations is illegal.



## **Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units	Notes
VDD	Power Supply Voltage	-0.3 to +4.6	V	1
VDDQ	Power Supply Voltage for Output	-0.3 to +4.6	V	1
V <sub>IN</sub>	Input Voltage	-0.3 to VDD+0.3	V	1
V <sub>OUT</sub>	Output Voltage	-0.3 to VDD+0.3	V	1
T <sub>A</sub>	Operating Temperature (ambient)	0 to +70	°C	1
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C	1
$P_D$	Power Dissipation	1.0	W	1
l <sub>out</sub>	Short Circuit Output Current	50	mA	1

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Recommended DC Operating Conditions** (T<sub>A</sub>= 0 to 70°C)

	Parameter		Rating	Units	Notes	
Symbol	rarameter	Min.	Тур.	Max.	Units	Notes
VDD	Supply Voltage	3.0	3.3	3.6	V	1
VDDQ	Supply Voltage for Output	3.0	3.3	3.6	V	1
$V_{IH}$	Input High Voltage	2.0	_	VDD + 0.3	V	1, 2
$V_{IL}$	Input Low Voltage	-0.3	_	0.8	V	1, 3

<sup>1.</sup> All voltages referenced to  $V_{SS}$  and VSSQ.


## Capacitance ( $T_A$ = 25°C, f=1MHz, $V_{DD}$ = 3.3V $\pm$ 0.3V)

Symbol	Parameter	Min.	Max.	Units	Notes
	Input Capacitance (A0-A11, BS0, BS1, CS, RAS, CAS, WE, CKE, DQM)		4.0	pF	
O <sub>I</sub>	Input Capacitance (CLK)		6.0	pF	
Co	Output Capacitance (DQ0 - DQ15)		5.0	pF	

<sup>2.</sup>  $V_{IH}$  (max) = VDD/VDDQ + 1.2V for pulse width  $\leq$  5ns.

<sup>3.</sup>  $V_{IL}$  (min) = VSS/VSSQ - 1.2V for pulse width  $\leq$  5ns.





# Output Characteristics $(T_{\mbox{\scriptsize A}} = 0 \mbox{ to } + 70 \mbox{\scriptsize ^{\circ}C}, \mbox{\ensuremath{V_{DD}}} = 3.3 \mbox{\ensuremath{V}} \pm 0.3 \mbox{\ensuremath{V}})$

Symbol	Parameter	Min.	Max.	Units	Notes
I <sub>I(L)</sub>	Input Leakage Current, any input $(0.0V \le V_{IN} \le VDD)$ , All Other Pins Not Under Test = 0V	-5	+5	μΑ	
I <sub>O(L)</sub>	Output Leakage Current ( $D_{OUT}$ is disabled, $0.0V \le V_{OUT} \le VDDQ$ )	-5	+5	μА	
V <sub>OH</sub>	Output Level (LVTTL) Output "H" Level Voltage (I <sub>OUT</sub> = -2.0mA)	2.4	_	V	
V <sub>OL</sub>	Output Level (LVTTL) Output "L" Level Voltage (I <sub>OUT</sub> = +2.0mA)		0.4	V	



# Operating, Standby and Refresh Currents ( $T_A=0$ to +70°C, $V_{DD}=3.3V\pm0.3V$ )


Parameter	Symbol	Test Condition		Speed		Units	Notes
rarameter	Symbol	rest Condition	-80	-10	-12	Units	Notes
Operating Current	I <sub>CC1</sub>	1 bank operation	100	80	70	mA	
t <sub>RC</sub> = t <sub>RC</sub> (min), t <sub>CK</sub> = min Active-Precharge command cycling without burst operation	Ісств	4 bank interleave operation	140	120	105	mA	1
Precharge Standby Current in	I <sub>CC2P</sub>	$\begin{aligned} \text{CKE} &\leq \underbrace{V_{\text{IL}}(\text{max}), t_{\text{CK}} = \text{min},}_{\text{CS}} = &V_{\text{IH}}(\text{min}) \end{aligned}$	1	1	1	mA	1
Power Down Modé	I <sub>CC2PS</sub>	$\begin{aligned} \text{CKE} &\leq \text{V}_{\text{IL}}(\text{max}),  \text{t}_{\text{CK}} = \text{Infinity}, \\ &\overline{\text{CS}} = \text{V}_{\text{IH}}(\text{min}) \end{aligned}$	1	1	1	mA	
Precharge Standby Current in	I <sub>CC2</sub>	$\begin{aligned} \text{CKE} &\geq \text{V}_{\text{IH}}(\text{min}), \ \text{t}_{\text{CK}} = \text{min}, \\ \hline \overline{\text{CS}} &= \text{V}_{\text{IH}}\left(\text{min}\right) \end{aligned}$	35	30	28	mA	1
Non-Power Down Mode	Iccas	$\begin{aligned} \text{CKE} &\geq \text{V}_{\text{IH}}(\text{min}), \ \text{t}_{\text{CK}} = \text{Infinity}, \\ \hline \overline{\text{CS}} &= \text{V}_{\text{IH}}\left(\text{min}\right) \end{aligned}$	12	12	12	mA	
No Constitution Comment	I <sub>CC3</sub>	$CKE \ge V_{IH}(min), t_{CK} = min,$ $\overline{CS} = V_{IH}(min)$	40	35	33	mA	
No Operating Current (Active state: 4 bank)	I <sub>CC3P</sub>	$\begin{aligned} \text{CKE} &\leq \text{V}_{\text{IL}}(\text{max}),  \text{t}_{\text{CK}} = \text{min}, \\ \overline{\text{CS}} &= \text{V}_{\text{IH}}  (\text{min}) \\ & \text{(Power Down Mode)} \end{aligned}$	2	2	2	mA	
Burst Operating Current	I <sub>CC4</sub>	t <sub>CK</sub> = min, Read/ Write command cycling	145	125	115	mA	1, 2
Auto (CBR) Refresh Current	I <sub>CC5</sub>	$t_{CK}$ = min, CBR command cycling	120	100	90	mA	1
Self Refresh Current	I <sub>CC6</sub>	CKE ≤ 0.2V	1	1	1	mA	

These parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of t<sub>CK</sub> and t<sub>RC</sub>.
 Input signals are changed once during t<sub>CK</sub>(min).

<sup>2.</sup> The specified values are obtained with the output open.

## **AC Characteristics** ( $T_A=0$ to +70°C, $V_{DD}=3.3V\pm0.3V$ )

- 1. An initial pause of 200µs, with DQM and CKE held high, is required after power-up. A Precharge All Banks command must be given followed by a minimum of eight Auto (CBR) Refresh cycles before or after the Mode Register Set operation.
- 2. AC timing tests have  $V_{IL} = 0.8V$  and  $V_{IH} = 2.0V$  with the timing referenced to the 1.40V crossover point.



- 3. The Transition time is measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
- 4. AC measurements assume t<sub>T</sub>=1.2ns.
- 5. In addition to meeting the transition rate specification, the clock and CKE must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.

#### **Clock and Clock Enable Parameters**

Symbol	Parameter		-80		-10		-12	Units	Notes
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units	ivotes
t <sub>CK4</sub>	Clock Cycle Time, CAS Latency = 4	8	1000	10	1000	12	1000	ns	
t <sub>CK3</sub>	Clock Cycle Time, CAS Latency = 3	8	1000	10	1000	12	1000	ns	
t <sub>CK2</sub>	Clock Cycle Time, CAS Latency = 2	10	1000	12	1000	15	1000	ns	
t <sub>AC4 (C)</sub>	Clock Access Time, CAS Latency = 4	<u> </u>	6	_	7	_	8	ns	1
t <sub>AC3 (C)</sub>	Clock Access Time, CAS Latency = 3	_	6	_	7	_	8	ns	1
t <sub>AC2 (C)</sub>	Clock Access Time, CAS Latency = 2	_	6	_	8	_	9	ns	1
t <sub>AC4 (B)</sub>	Clock Access Time, CAS Latency = 4	_	5	_	6	_	7	ns	1
t <sub>AC3 (B)</sub>	Clock Access Time, CAS Latency = 3		5	_	6	_	7	ns	1
t <sub>AC2 (B)</sub>	Clock Access Time, CAS Latency = 2	_	5	_	7	_	8	ns	1
t <sub>CKH</sub>	Clock High Pulse Width	3	<del>_</del>	3	<del></del>	3	<u> </u>	ns	2
t <sub>CKL</sub>	Clock Low Pulse Width	3	_	3	_	3	_	ns	2
t <sub>CES</sub>	Clock Enable Set-up Time	2	_	2.5	_	3	_	ns	
t <sub>CEH</sub>	Clock Enable Hold Time	1		1		1		ns	
t <sub>SB</sub>	Power down mode Entry Time	0	8	0	10	0	12	ns	

<sup>1.</sup> Access time is measured at 1.4V. See AC output load circuit.

<sup>2.</sup> t<sub>CKH</sub> is the pulse width of CLK measured from the positive edge to the negative edge referenced to V<sub>IH</sub> (min). t<sub>CKL</sub> is the pulse width of CLK measured from the negative edge to the positive edge referenced to V<sub>IL</sub> (max).



#### **Clock and Clock Enable Parameters**

Symbol	Parameter	-80		-10		-12			Notos
	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	UIIIIS	Notes
t <sub>T</sub>	Transition Time (Rise and Fall)	0.5	10	0.5	10	0.5	10	ns	

<sup>1.</sup> Access time is measured at 1.4V. See AC output load circuit.

#### **Common Parameters**

Cumb al	Parameter		-80		-10		-12	Units	Notes
Symbol	i alametei	Min.	Max.	Min.	Max.	Min.	Max.		
t <sub>CS</sub>	Command Setup Time	2	<u> </u>	2.5		3	<del>-</del>	ns	
t <sub>CH</sub>	Command Hold Time	1	_	1	_	1	_	ns	
t <sub>AS</sub>	Address and Bank Select Set-up Time	2	_	2.5	_	3	_	ns	
t <sub>AH</sub>	Address and Bank Select Hold Time	1	_	1	_	1	—	ns	
t <sub>RCD</sub>	RAS to CAS Delay	20	_	24	_	30	_	ns	1
t <sub>RC</sub>	Bank Cycle Time	72		90		108		ns	1
t <sub>RAS</sub>	Active Command Period	48	100000	60	100000	72	100000	ns	1
t <sub>RP</sub>	Precharge Time	20	_	24	_	30	<u> </u>	ns	1
t <sub>RRD</sub>	Bank to Bank Delay Time	20	_	20	<u> </u>	20	<u>—</u>	ns	1
t <sub>CCD</sub>	CAS to CAS Delay Time	1	_	1	_	1	_	CLK	

<sup>1.</sup> These parameters account for the number of clock cycle and depend on the operating frequency of the clock, as follows: the number of clock cycles = specified value of timing / clock period (count fractions as a whole number).

## **Mode Register Set Cycle**

Symbol	Devemeter		-80 -10			-12		Notos	
	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Ullits	INOTES
t <sub>RSC</sub>	Mode Register Set Cycle Time	16	_	20	_	24	_	ms	1

<sup>1.</sup> These parameters account for the number of clock cycle and depend on the operating frequency of the clock, as follows: the number of clock cycles = specified value of timing / clock period (count fractions as a whole number).

<sup>2.</sup>  $t_{CKH}$  is the pulse width of CLK measured from the positive edge to the negative edge referenced to  $V_{IH}$  (min).  $t_{CKL}$  is the pulse width of CLK measured from the negative edge to the positive edge referenced to  $V_{IL}$  (max).

# **Read Cycle**

Symbol	Parameter		-80	-10		-12		Units	Notes
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Office	ivotes
t <sub>OH</sub>	Data Out Hold Time	3	—	3	_	3	_	ns	
t <sub>LZ</sub>	Data Out to Low Impedance Time	0	_	0	_	0	_	ns	
t <sub>HZ</sub>	Data Out to High Impedance Time	3	8	3	10	3	12	ns	1
t <sub>DQZ</sub>	DQM Data Out Disable Latency	2		2		2		CLK	

<sup>1.</sup> Referenced to the time at which the output achieves the open circuit condition, not to output voltage levels.

# **Refresh Cycle**

Symbol	Parameter	-80		-10		-12		Units	Notes		
		Min.	Max.	Min.	Max.	Min.	Max.				
t <sub>REF</sub>	Refresh Period	_	64	_	64	—	64	ms	1		
t <sub>SREX</sub>	Self Refresh Exit Time	10		10		10		ns			
1. 4096	1. 4096 cycles.										


# **Write Cycle**

S	Parameter	-80		-10		-	12	Units	Notes
Symbol		Min.	Max.	Min.	Мах.	Min.	Max.	Units	Motes
t <sub>DS</sub>	Data In Set-up Time	2	_	2.5	_	3	—	ns	
t <sub>DH</sub>	Data In Hold Time	1	_	1	_	1	—	ns	
t <sub>DPL4</sub>	Data input to Precharge	8	_	10	_	12	—	ns	
t <sub>DPL3</sub>	Data input to Precharge	8	_	10	_	12	_	ns	
t <sub>DPL2</sub>	Data input to Precharge	10	_	12	_	15	_	ns	
t <sub>DQW</sub>	DQM Write Mask Latency	0	_	0	_	0	_	CLK	




Timing Diagrams	Page
AC Parameters for Write Timing	38
AC Parameters for Read Timing	39
Mode Register Set	40
Power on Sequence and Auto Refresh (CBR)	41
Clock Suspension / DQM During a Burst Read	42
Clock Suspension / DQM During a Burst Write	43
Power Down Mode and Clock Suspend	44
Auto Refresh (CBR)	45
Self Refresh (Entry and Exit)	46
Random Row Read (Interleaving Banks) with Precharge, BL=8	47
Random Row Read (Interleaving Banks) with Auto-precharge, BL=8	48
Random Row Write (Interleaving Banks) with Auto-Precharge, BL=8	49
Random Row Write (Interleaving Banks) with Precharge, BL=8	50
Read And Write Cycle	51
Interleaved Column Read Cycle	52
Auto Precharge after a Read Burst, BL=4	53
Auto Precharge after a Write Burst, BL=4	54
Burst Read and Single Write Operation	55
Full Page Burst Read and Single Write Operation	56













**Preliminary** CAS Latency = 2 T22 T21 T20 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 <u>6</u> 82 1 Any Command 9 1 13 trsc. Mode Register Set Command Address Key 4 ည 뱌 Precharge Command All Banks 2 tck2 F Mode Register Set P BS0,BS1 A10,A11 CLK CKE g S RAS CAS WE A0-A9 DQM













































































## PACKAGE DIMENSIONS (400mil; 54 lead; Thin Small Outline Package)

