								R	EVIS	IONS										
LTR					D	ESCR	IPTI	ON					D	ATE	(YR-MC	D-DA)		APP	ROVED	
A	Cha	nges	in	acco	rdano	ce wi	Lth N	OR 5	962-	R183	-93			93-	06-1	1	м.	L. 1	Poelk	ing
В			ice						pre	viou	s NOI	R		93-	10-1	2	м.	L. 1	Poelk	inç
															-					
REV SHEET																				
REV										ļ					ļ		ļ	ļ	<u> </u>	
SHEET																		<u> </u>		
REV	8	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В			
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	-		┞
REV STATU OF SHEETS				RE	V EET		B 1	В 2	B 3	B 4	B 5	B 6	В 7	В 8	В 9	10	11	12	13	-
PMIC N/A						Y The	1	. Hess	<u> </u>		<u> </u>	SE EI	ECTR	ONIC	s su	PPLY	CEN	<u> </u>	1	1
	ITAF	RΥ		CHEC	APPROVED BY Monica L. Poelking F		DAYTON, OHIO 45444													
	AWIN G IS A			APPR			MICROCIRCUIT, DIGITAL, FLOW-THRU ERROR DETECTION CORRECTION UNIT, MONOLITY				ON AND									
THIS DRAWIN FOR USE BY A								KKLC	TIO	N UN	III,	MON	1OTT.	THT	3 81	·PTC	NC			

SHEET

OF

31

DESC FORM 193


JUL 91

<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E432-93

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	49C465A	Flow-thru error detection and correction unit
02	490465	Flow-thru error detection and correction unit

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V

Certification and qualification to MIL-I-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CMGA7-P144	144	Pin grid array

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARDIZED MILITARY DRAWING	SIZE		5962-92122
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

DESC FORM 193A JUL 91

9004708 0005414 286 **1**

1.3 Absolute maximum ratings. 1/ Storage temperature range -65°C to +150°C Supply voltage -0.5 V dc to +7.0 V dc Terminal voltage with respect to ground -0.5 V dc to V_{CC} + 0.5 V dc Thermal resistance, junction-to-case (θJC): See MIL-STD-1835 Maximum junction temperature 150°C 1.4 Recommended operating conditions. Ambient operating temperature range -55°C to +125°C Supply voltage, (V_{CC}) 4.5 V dc \leq V_{CC} \leq 5.5 V dc 1.5 Digital logic testing for device classes Q and V. Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) XX percent $\underline{2}$ / 2. APPLICABLE DOCUMENTS 2.1 Government specifications, standards, bulletin, and handbook. Unless otherwise specified, the following specifications, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein. **SPECIFICATIONS** MILITARY MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for. **STANDARDS** MILITARY MIL-STD-883 - Test Methods and Procedures for Microelectronics. MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines. BULLETIN MILITARY MIL-BUL-103 - List of Standardized Military Drawings (SMD's). **HANDBOOK** MILITARY MIL-HDBK-780 - Standardized Military Drawings. (Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

 $[\]underline{2}$ / Values will be added when they become available.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 3

DESC FORM 193A JUL 91

9004708 0005415 112

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline(s). The case outline shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 2.
 - 3.2.4 Radiation exposure circuit. The radiation exposure circuit shall be specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-I-38535, appendix A).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 4

DESC FORM 193A JUL 91

9004708 0005416 059 🖿

Test	Symbol	Conditions -55°C ≤ T _A ≤ +12	:5°C	Group A subgroups	Device type	Li	mits	Unit
		unless otherwise spe	ecified			Min	Max	
nput high voltage	v _{IH}	Normal inputs		1, 2, 3	All	2.0		v
	ın	Hysteresis inputs			ļ	3.0		
nput low voltage	v _{IL}			1, 2, 3	All		0.8	v
input high current	IIH	V _{CC} = Max, V _{IN} = V _{CC}		1, 2, 3	All		5.0	μΑ
Input low current	IIL	V _{CC} = Max, V _{IN} = GND		1, 2, 3	ALL		-5.0	μΑ
Off state (HI-Z)	I _{OZ}	$V_{CC} = Max \qquad \frac{V_0 = 0}{V_0 = 3}$		1, 2, 3	All		-10 10	μΑ
Short circuit current	Ios	V _{CC} = Max <u>2</u> /		1, 2, 3	ALL	-20	- 150	mA
Output high voltage	v _{ОН}	V _{CC} = Min , I _{OH} = -4 V _{IN} = V _{IH} , V _{IL}	m A	1, 2, 3	All	2.4		V
Output low voltage	v _{OL}	V _{CC} = Min, I _{OL} = 4 m V _{IN} = V _{IH} , V _{IL}		1, 2, 3	All		0.5	V
Quiescent power supply current CMOS input levels	Icco	V _{CC} = Max V _{IN} = V _{CC} or GND All inputs, outputs		1, 2, 3	All		5	mA
Quiescent power supply current TTL input levels	ICCQT	V _{IH} = 3.4 V, V _{IL} = 0 V _{CC} = Max, All input outputs disabled		1, 2, 3	All		1	mA/input
Dynamic power supply current f = 10 MHz	I _{CCD1}	f_{CP} = 10 MHz, 50% du V_{IH} = V_{CC} , V_{IL} = GND Read mode, outputs of	ity cycle i isabled	4, 5, 6	All		150	mA
Dynamic power supply current f = 20 MHz	I _{CCD2}	$f_{CP} = 20 \text{ MHz}, 50\% \text{ dc}$ $V_{IH} = V_{CC}, V_{IL} = \text{GNC}$ Read mode, outputs of	uty cycle) disabled	4, 5, 6	All		300	mA
Input capacitance	CIN	See 4.4.1.c		4	All		10	pF
See footnotes at end of table	e.							
STANDA MILITARY	DRAWI	NG	SIZ	E			59	062-9212
DEFENSE ELECTRONI DAYTON, OF				B	EVISION	I T.EVET	SHI	CET

9004708 0005417 T95 🚥

Test	Symbol	Conditions <u>1</u> / -55°C ≤ T _A ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Li	mits	Unit
		untess otherwise specified			Min	Max	
Dutput capacitance	сопт	See 4.4.1.c	4	ALL	-	15	pF
Functional test		See 4.4.1.b	7, 8	All			
BE _N to CBO	t _{BC}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		20 20 20	ns
BE _N to CBO	t _{BC}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		25 25 25	ns
BE _N to MD _{OUT}	^t BM	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		20 20 20	ns
BE _N to MD _{OUT}	^t BM	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		25 25 25	ns
MD _{IN} to CBO	[†] MC	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		18 	ns
MD _{IN} to CBO	[†] MC	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		20 	ns
PC _{BI} to CBO	† _{PCC}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		 18	ns
PC _{BI} to CBO	^t PCC	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		 20	ns
P _{XIN} to PERR	[†] PPE	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		18 18 18	ns
P _{XIN} to PERR	^t PPE	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		20 20 20	ns

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92122
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 6

9004708 0005418 921 🖿

Test	Symbol	Conditions $1/$ $-55^{\circ}C \le T_{A} \le +125^{\circ}C$	Group A subgroups	Device type	Li	mits	Unit
		unless otherwise specified			Min	Max	
SD _{IN} to CBO	t _{SC}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01	-	18 18 18 18	ns
SD _{IN} to CBO	t _{sc}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		20 20 20 20 20	ns
D _{IN} to MD _{OUT}	^t sm	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		18 18 18	ns
SD _{IN} to MD _{OUT}	tsm	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		20 20 20	ns
SD _{IN} to PERR	^t SPE	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		18 18 18	ns
SD _{IN} to PERR	^t SPE	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		20 20 20 20	ns
CBI to ERR(L)	t _{CE}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		18 18	ns
CBI to ERR(L)	^t cE	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		20 20	ns
CBI to MERR(L)	^t CME	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		20 20	ns
CBI to MERR(L)	^t CME	Code ID = 00 see figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		24 24	ns
CBI to SYO	^t csy	Code ID = 00 see figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		18 18 18	ns
CBI to SYO	tcsy	Code ID = 00 see figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		20 18	ns

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92122
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 7

DESC FORM 193A JUL 91

9004708 0005419 868

Test	Symbol	Conditions $1/$ -55°C $\leq T_A \leq +125$ °C	Group A subgroups	Device type	Li	mits	Unit
		unless otherwise specified] 		Min	Max	
ID _{IN} to ERR	t _{ME}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01	-	18 18	ns
MD _{IN} to ERR	^t ME	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		20 	ns
MD _{IN} to MERR	t _{MME}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		20 20	ns
MD _{IN} to MERR	t _{MME}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		24 24	ns
D _{IN} to SYO	t _{MSY}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		18 18 18	ns
ND _{IN} to SYO	t _{MSY}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		20 20 20	ns
CBI to SD _{OUT}	tcs	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		20 20	ns
CBI to SD _{OUT}	tcs	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		24 24	ns
^{1D} IN ^{to P} X	t _{MP}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		22 22 22	ns
^{MD} IN ^{to P} X	t _{MP}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		26 26 26	ns
^{AD} IN to SD _{OUT}	^t MS	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		18 	ns
MD _{IN} to SD _{OUT}	t _{MS}	Code ID = 00 See figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		20	ns

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92122
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 8

DESC FORM 193A JUL 91

9004708 0005420 58T 🖿

Test	Symbol	Conditions <u>1</u> / -55°C ≤ T _A ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Li	mits	Unit
		antess otherwise specified			Min	Max	
MD _{IN} to SYO	t _{MSY}	Code ID = 00 see figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01	-	20 18 18	ns
MD _{IN} to SYO	t _{MSY}	Code ID = 00 see figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		22 20 20	ns
PCBI to SD _{OUT}	t _{PCS}	Code ID = 00 see figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		18 	ns
PCBI to SD _{OUT}	t _{PCS}	Code ID = 00 see figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		20	ns
CLEAR(L) to SD _{OUT}	^t CLR	Code ID = 00 see figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		20 20 20	ns
CLEAR(L) to SD _{OUT}	^t CLR	Code ID = 00 see figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		24 24 24	ns
MODE ID to SD _{OUT}	t _{MIS}	Code ID = 00 see figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	01		20 20 20	ns
MODE ID to SD _{OUT}	t _{MIS}	Code ID = 00 see figure 3 Code ID = 01 V _{CC} = 4.5 V Code ID = 10 Code ID = 11	9,10,11	02		24 24 24	ns
MLE(H) to CBO	† _{MLC}	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02		20 24	ns
MLE(H) to ERR	t _M LE	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02		18 20	ns
MLE(H) to MERR	† _{MLME}	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02		20 24	ns

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 9

DESC FORM 193A JUL 91

9004708 0005421 416 📟

Test	Symbol	Conditions $\underline{1}$ / -55°C $\leq T_A \leq +125$ °C	Group A subgroups	Device type	Limits		Unit	
		-55°C ≤ T _A ≤ +125°C unless otherwise specified			Min	Max		
ILE(H) to P _X	t _{MLP}	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02	-	22 25	ns	
LE(H) to SD _{OUT}	†MLS	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02		22 25	ns	
LE(H) to SYO	t _{MLSY}	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02		20 22	ns	
LE(L) to SD _{OUT}	t _{PLS}	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02		12 16	ns	
LE(L) to P _X	t _{PLP}	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02		18 20	ns	
LE(H) to CBO	t _{SLC}	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02		20 24	ns	
LE(H) to MD _{OUT}	t _{SLM}	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02		18 20	ns	
EN(H) to SD _{OUT}	tBESZX	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02	2 2	16 18	ns	
EN(L) to SD _{OUT} (Hi-Z)	tBESxZ	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02	2 2	14 16	ns	
EN(H) to P _{OUT}	t _{BEPZx}	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02	2 2	16 18	ns	
EN(L) to P _{OUT} (Hi-Z)	t _{BEPxZ}	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02	2 2	14 16	ns	
BOE(L) to CBO	t _{CECZx}	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02	2	16 18	ns	
BOE(H) to CBO(Hi-Z)	t _{CECxZ}	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02	2 2	14 16	ns	

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE 5962-92122

REVISION LEVEL SHEET
B 10

DESC FORM 193A JUL 91

9004708 0005422 352 📟

Test	Symbol	Conditions 1 -55°C \leq T _A \leq +125 unless otherwise spec			Device type	Lí	mits	Unit
		unless otherwise spec	ified			Min	Max	
MOE(L) to MD _{OUT}	t _{MEMZx}	See figure 3 V _{CC} = 4.5 V	9,10,	11	01 02	- 2 2	16 18	ns
MOE(H) to MD _{OUT} (Hi-Z)	t _{MEM×2}	See figure 3 V _{CC} = 4.5 V	9,10,	11	01 02	2	14 16	ns
SOE(L) to SD _{OUT}	t _{SESZx}	See figure 3 V _{CC} = 4.5 V	9,10,	11	01 02	2 2	16 18	ns
SOE(H) to SD _{OUT} (Hi-Z)	t _{SESxZ}	See figure 3 V _{CC} = 4.5 V	9,10,	11	01 02	2 2	14 16	ns
SDIN setup to before SLE(L)	tssls	See figure 3 V _{CC} = 4.5 V	9,10,	11	01 02	4 5		ns
SDIN hold to after SLE(L)	tsslh	See figure 3 V _{CC} = 4.5 V	9,10,	11	01 02	4 5		ns
MDIN setup to before MLE(L)	t _{MMLS}	See figure 3 V _{CC} = 4.5 V	9,10,	11	01 02	4 5		ns
MDIN hold to after MLE(L)	t _{MMLH}	See figure 3 V _{CC} = 4.5 V	9,10,	11	01 02	4 5		ns
CBI setup to before MLE(L)	tcmls	See figure 3 V _{CC} = 4.5 V	9,10	.11	01 02	4 5		ns
CBI hold to after MLE(L)	tCMLH	See figure 3 V _{CC} = 4.5 V	9,10	,11	01 02	4 5		ns
MDIN setup to before PLE(H)	† M PLS	See figure 3 V _{CC} = 4.5 V	9,10	, 11	01 02	12 15		ns
MDIN hold to after PLE(H)	† _{MPLH}	See figure 3 V _{CC} = 4.5 V	9,10	,11	All	0		ns
CBI setup to before PLE(H)	tCPLS	See figure 3 V _{CC} = 4.5 V	9,10	,11	01 02	12 15		ns
See footnotes at end of tabl	le.	1.				1		
STANDA MILITARY	RDIZED DRAWIN	NG I	SIZE		<u></u>		5	962-9212
DEFENSE ELECTRONI DAYTON, OF		L L		RE	VISION	LEVEL	SH	EET

9004708 0005423 299 🚥

Test	Symbol	Conditions $1/$ -55°C $\leq T_A \leq +125$ °C	Group A subgroups	Device type	Li	mits	Unit
		-55°C ≤ T _A ≤ +125°C unless otherwise specified			Min	Max	
CBI hold to after PLE(H)	^t CPLH	See figure 3 V _{CC} = 4.5 V	9,10,11	All	- 0		ns
PCBI setup to before PLE(H)	^t PCPLS	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02	12 15		ns
PCBI hold to after PLE(H)	^t PCPLH	See figure 3 V _{CC} = 4.5 V	9,10,11	Atl	0		ns
CBI setup to before SYNCLK(H)	^t cscs	V _{CC} = 4.5 V See figure 3	9,10,11	01 02	12 15		ns
MDIN setup before SYNCLK(H)	^t mscs	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02	12 15		ns
MLE setup(H) before SYNCLK(H)	^t MLSCS	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02	12 15		ns
CCLKEN setup(L) to before SYNCLK(H)	tsescs	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02	4 5		ns
SCLKEN hold(L) to after SYNCLK(H)	^t SESCH	See figure 3 V _{CC} = 4.5 V	9,10,11	01 02	4 5		ns
din CLEAR low time to clear diag. registers	^t CLEAR	Data = valid See figure 3 V _{CC} = 4.5 V	9,10,11	All	10		ns
din MLE high time to strobe new data	t _{MLE}	MD, CBI = valid see figure 3 V _{CC} = 4.5 V	9,10,11	All	6		ns
Min PLE low time to strobe new data	t _{PLE}	SD = Valid See figure 3 V _{CC} = 4.5 V	9,10,11	Alt	6		ns
din SLE high time to strobe new data	^t SLE	SD = Valid See figure 3 V _{CC} = 4.5 V	9,10,11	All	6		ns
in SYNCLK high time to clock in new data	t synclk	SCKEN = low See figure 3 V _{CC} = 4.5 V	9,10,11	All	6		ns

 $[\]underline{1}$ / All testing to be performed using worst-case test conditions. Dashed lines in limits column indicates that a test is not applicable.

^{2/} Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed 1 s.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 12

| 9004708 0005424 125 📟

15	vcc	SD2	PCBI ₆	PCBI5	PCBI3	CODE ID ₁	CODE ID _O	MODE 1	MERR	ERR	5Y05	SY03	SYO <u>ī</u>	MD ₁	vcс
14	SD6	SD4	so ₁	PCBI7	PCBI4	PCBI ₁	PCBI _O	MODE 0	SYO6	SY04	SYO ₂	MD _O	MD ₂	vcc	MD5
13	SDg	SD ₅	BE O	SD3	SD ₀	PCBI ₂	GND	GND	SY07	GND	SYO _O	vcc	MD3	MD6	MDg
12	SD ₁₁	SD7	v _{CC}										MD4	мо ₈	GND
11	SD ₁₂	SD ₁₀	SD8										MD7	MD10	MD ₁₁
10	SD ₁₅	BE ₁	GND										MD ₁₂	MD ₁₃	MD ₁₅
9	SLE	SD ₁₃	SD ₁₄										MOE	MD ₁₄	MLE
8	SOE	PLE	GND										GND	MD ₁₇	MD ₁₆
7	SD ₁₇	SD ₁₉	SD ₁₆										MD20	MD ₂₁	MD ₁₈
6	SD ₁₈	BE ₂	SD ₂₀	1									GND	MD ₂₃	MD19
5	SD21	SD22	SD ₂₅		SE	E							MD ₂₇	MD25	MD ₂₂
4	GND	SD24	BE 3	NC NC	√ N∩T	Έ							Vcc	MD28	MD ₂₄
3	SD ₂₃	SD ₂₆	SD28	vcc	CBO _O	CBOE	C80 ₇	GND	GND	SCLK EN	GND	CB16	CB17	MD30	MD26
2	SD ₂₇	v _{cc}	SD29	SD31	CB02	CB04	свое	P ₃	MODE 2	SYN- CLK	CB13	CB13	CB14	MD31	MD29
1	VCC	SD30	CB0 ₁	сво3	сво ₅	PSEL	PERR	P ₂	Ρ1	P ₀	CLEAR	CB1 ₁	CB1 ₂	CB15	vcc
	Α	В	C C	D D	E	 Г		Н	JJ	K	L	М	N N	Р	R


NOTE: TIED TO V_{CC} INTERNALLY.

FIGURE 1. <u>Terminal connections</u>.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 13

DESC FORM 193A JUL 91

■ 9004708 0005425 Obl ■



9004708 0005426 TT8 🚥



Note:


Assumes that system data is valid at least 4 ns before SLE goes high

FIGURE 3. <u>Timing waveforms</u>.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 15

DESC FORM 193A JUL 91

9004708 0005427 934



32-Bit Configuration

Note:


Assumes that memory data and checkbits are valid at least 4 ns before MLE goes high.

FIGURE 3. <u>Timing waveforms</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 16

DESC FORM 193A JUL 91

9004708 0005428 870 🖿



Note:


Assumes that memory data and checkbits are valid at least 4 ns before MLE goes high

FIGURE 3. <u>Timing waveforms</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 17

DESC FORM 193A JUL 91

9004708 0005429 707



Note:


Assumes that system data is valid at least 4 ns before SLE goes high

FIGURE 3. <u>Timing waveforms</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 18

DESC FORM 193A JUL 91

- 9004708 0005430 429 **-**




Note: Assumes that system data is valid at least 4 ns before SLE goes high

FIGURE 3. Timing waveforms - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92122
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 19

DESC FORM 193A JUL 91

| 9004708 0005431 365 📟



Note:


Assumes that memory data and checkbits are valid at least 4 ns before MLE goes high

FIGURE 3. <u>Timing waveforms</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 20

DESC FORM 193A JUL 91

9004708 0005432 211 🖿



Note:


Assumes that memory data and checkbits are valid at least 4 ns before MLE goes high

FIGURE 3. Timing waveforms - Continued.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 21

DESC FORM 193A JUL 91

| 9004708 0005433 138 **| | |**




9004708 0005434 074



🛮 9004708 0005435 TOO 📟

INPUT/OUTPUT INTERFACE CIRCUITS v_{CC} ESD PROTECTION INPUTS O O OUTPUTS INPUT STRUCTURE OUTPUT STRUCTURE

AC TEST CIRCUIT



(ALL INPUTS)

Test	Switch
Disable low Enable low	Closed Closed
All other tests	Open

 R_{T} = Termination resistance: should be equal to Z_{OUT} of the pulse generator.

FIGURE 3. Timing waveforms - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92122
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 24

DESC FORM 193A JUL 91

9004708 0005436 947 🖿

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
 - c. Subgroup 4(C_{IN} and C_{OUT}) shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of 5 devices with zero rejects shall be required.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 25

DESC FORM 193A JUL 91

9004708 0005437 883 📟

TABLE II. <u>Electrical test requirements</u>.

Test requirements		Subgroups ance with MI 5005, table	Subgroups (in accordance with MIL-I-38535, table III)		
	Device class M	Device class B	Device class S	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9
Final electrical parameters (see 4.2)	1,2,3, 7,8,9 <u>1</u> / 10,11	1,2,3, 7,8,9 <u>1</u> / 10,11	1,2,3, 7,8,9 <u>2</u> / 10,11	1,2,3, 7,8,9 <u>1</u> / 10,11	1,2,3, 7,8,9 <u>2</u> / 10,11
Group A test requirements (see 4.4)	1,2,3,4, 7,8,9 10,11	1,2,3,4, 7,8,9 10,11	1,2,3,4, 7,8,9 10,11	1,2,3,4, 7,8,9 10,11	1,2,3,4, 7,8,9 10,11
Group B end-point electrical parameters (see 4.4)			1,7,9		
Group C end-point electrical parameters (see 4.4)	1,7,9	1,7,9		1,7,9	1,7,9
Group D end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9	1,7,9	1,7,9
Group E end-point electrical parameters (see 4.4)					

^{1/} PDA applies to subgroup 1 and 4 (i.e., I_{CCD1}, I_{CCD2} only)

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- b. $T_A = +125$ °C, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92122
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 26

DESC FORM 193A JUL 91

🗖 9004708 0005438 71T 💳

^{2/} PDA applies to subgroups 1 and 7.

- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device classes B and Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 27

9004708 0005439 656

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331.

TABLE III. Pin descriptions.

Symbol	1/0	Name and Function			
Outputs and	enables				
сво _{О-7}	0	Checkbits-out (00, 01) Partial-checkbits-out (10) Checkbits-out (11): In a single EDC system, the checkbits are output to the checkbit memory on these outputs. In the lower slice in a cascaded EDC system, the "partial-checkbits" used by the upper slice are output by these outputs (generate path only.) In the upper slice in a cascade, the "final-checkbits: appear at these outputs (generate path only.)			
CBOE	1	Checkbits Out Enable: Enables checkbit output drivers when low.			
syo ₀₋₇	O	Syndrome-Out (00) Partial-Syndrome-Out (10) Partial-Checkbits-Out (11): In a 32-bit EDC system, the syndrome bits are output on these pins. In the lower slice in a 64-bit cascaded system, the "Partial-Syndrome" bits appear at these outputs (detect/correct path.) In the upper slice in a cascaded EDC system, the "Partial-Checkbits" appear at these outputs (correct path only.) In a 64-bit cascaded system, the "Final-Syndrome" may be accessed in the "Diagnostic-Output" mode from either the lower or the upper slice since the final syndrome is contained in both.			
ERR	0	Error: When in "normal" and "detect only" modes, a low on this pin indicates that one or more errors have been detected. ERR is not gated or latched internally.			
MERR	0	Multiple Error: When in "normal" and "detect only" modes, a low on this pin indicates that two or more errors have been detected. MERR is not gated or latched internally.			
PERR	0	Parity Error: A low on this pin indicates a parity error which has resulted from the active bytes defined by the 4 Byte Enable pins. Parity Error (PERR) is not gated or latched internally (see byte Enable definition.)			
Power suppl	Power supply pins				
V _{CC} 1-10 GND ₁₋₁₂	P P	+5 Volts Ground			

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 28

DESC FORM 193A JUL 91

9004708 0005440 378 📟

Symbol	1/0		Name and Fund	ction		
I/O buses a	nd contr	ols				
SD ₀ -7 SD ₈ -15 SD ₁₆ -23 SD ₂₄ -31	1/0	uncorrected in the other modes. enable the SD output buffers duri Separate I/O memory systems: In is output on SD _n to n+7 for re-wr bytes to be written to memory are BE _n is low. Bi-directional memory systems: I modified is re-directed to the MD rewriting to memory via the MD I/ drivers to the system bus in this pins for checkbit generation and	MD ₀₋₃₁ appears at these pins corrected if MODE 2-0 = x11, or des. The BE _n inputs must be high and the SOE pin must be low to s during a read cycle. In a write or partial-write cycle, the byte not-to-be-modified re-writing to memory, if BE _n is high and SOE is low. The new rry are input on the SD _n pins, for writing checkbits to memory, if MD I/O pins, if BE _n is high, for checkbit generation and MD I/O pins. SOE must be high to avoid enabling the output on this mode. The new bytes to be written are input on the SD _n and writing to memory. BE _n must be low to direct input data of the MD I/O pins for checkbit generation and writing to the			
SLE	I		input used to latch data at the SD inputs. The latch is edata is latched when SLE is low.			
PLE	I	controls data to be output on the	ine latch enable: PLE is an input which controls a pipeline latch, which in turn ols data to be output on the SD bus and the MD bus during byte merges. Use of this is optional. The latch is transparent when PLE is low; the data is latched when PLE gh.			
SOE	I	System output enable: When low, corresponding byte enable inputs	tput enable: When low, enables system output drivers and parity output drivers if ding byte enable inputs are high.			
BE ₀₋₃	I	parity outputs for byte n. The E corrected or uncorrected data fro used for checkbit generation for during correction cycles. When E to the MD I/O pins and used for o	Byte enables: In systems using separate I/O memory buses, BE $_{\rm n}$ is used to enable the SD and parity outputs for byte n. The BE $_{\rm n}$ pins also control the "byte mux." When BE $_{\rm n}$ is high, the corrected or uncorrected data from the memory data latch is directed to the MD I/O pins and used for checkbit generation for byte n. This is used in partial-word-write operations or during correction cycles. When BE $_{\rm n}$ is low, the data from the system data latch is directed to the MD I/O pins and used for checkbit generation for byte n. BE $_{\rm 0}$ controls SD $_{\rm 0-7}$ BE $_{\rm 2}$ controls SD $_{\rm 16-23}$ BE $_{\rm 1}$ controls SD $_{\rm 8-15}$ BE $_{\rm 3}$ controls SD $_{\rm 24-31}$			
^{MD} 0-31	1/0	detection and/or correction. The	Memory data bus: These I/O pins accept a 32-bit data word from main memory for error detection and/or correction. They also output corrected old data or new data to be written to main memory when the EDC unit used in a bi-direction configuration.			
MLE	1	CBI inputs. The latch is transpa	Memory latch enable: MLE is used to latch data from the MD inputs and checkbits from the CBI inputs. The latch is transparent when MLE is high; data is latched when MLE is low. when identified as the upper slice in a 64-bit cascade, the checkbit latch is bypassed.			
MOE	I	Nemory output enable: MOE enable	e memory data bus	output drivers when low.		
P ₀ -3	1/0	respective bytes when that byte parity inputs and are used in ger	Parity I/O: The parity I/O pins for bytes 0 to 3. These pins output the parity of their respective bytes when that byte is being output on the SD bus. These pins also serve as parity inputs and are used in generating the parity error (PERR) signal under certain conditions (see Byte enable definition.) The parity is odd or even depending on the state			
PSEL	I	Parity select: If the parity se If the parity se	Parity select: If the parity select pin is low, the parity is even. If the parity select pin is high, the parity is odd.			
Inputs						
CB1 ₀₋₇	I	Checkbits-in (00) Checkbits-in- In a single EDC system or in the the checkbits from the checkbit inputs accept the "partial-syndrometric content of the checkbit inputs accept the checkbit inputs accept the checkbit inputs	lower slice of a memory. In the up	cascaded EDC system, the oper slice in a cascaded (EDC system, these	
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			SIZE A		5962-92122	
				REVISION LEVEL	SHEET	

9004708 0005441 204 🖿

Symbol	1/0		Name and Function
Inputs (con	t.)		
PCB1 ₀₋₇	I		Partial-checkbits-in (10) Partial-checkbits-in (11): In a single EDC system, these inputs are unused but should not abe allowed to float. IN a cascaded EDC system, the "partial-checkbits" used by the lower slice are accepted by these inputs (correction path only.) In the upper slice of a cascaded EDC system, "partial-checkbits" generated by the lower slice are accepted by these inputs (generate path.)
CODE ID _{1,0}	I		CODE identity: Inputs which identify the slice position/functional mode of the device. (00) Single 32-bit EDC unit (10) Lower slice of a 64-bit cascade (01) 64-bit "checkbit-generate-only" unit (11) Upper slice of a 64-bit cascade
10DE ₂₋₀	I		Mode select: Selects one of four operating modes.
		x11 x10	"Normal" mode: Normal EDC operation (flow-through correction and generation.) "Generate-detect" mode: In this mode, error correction is disabled. Error generation and detection are normal.
		000	"Error-data-output" mode: Allows the uncorrected data captured from an error event by the error-data register to be read by the system for diagnostic purposes. the error-data register is cleared by toggling CLEAR low. The syndrome register and error-data register record the syndrome and uncorrected data from the first error that occurs after they are reset by the CLEAR pin. The syndrome register and error-data register are updated when there is a positive edge on SYNCLK, an error condition is indicated (ERR = low), and the error counter indicates zero. All-zero-data source: In error-data-output mode clearing the error-data register provides source of all-zero-data for hardware initialization of memory, if this is desired.
		x01	Diagnostic-output mode: In this mode, the contents of the syndrome register, error counter and error-type register are output on the SD bus. This allows the syndrome bytes for an indicated error to be read by the system for error-logging purposes. The syndrome register and the error-data register are updated when there is a positive edge on SYNCLK, and error condition is indicated and the error counter indicates zero errors. Thus, the syndrome Register saves the syndrome that was present when the fist error occurred after the Error Counter was cleared. The Syndrome Register and the Error Counter are cleared by toggling CLEAR low. the Error Counter lets the system tell if more than one error has occurred since the last time the Syndrome Register or Error-Data Register was read. Checkbit-injection mode: In the "checkbit-injection" mode, diagnostic checkbits may be input on System Data Bus bits 0-7.
CLEAR	I		Clear: When the CLEAR pin is taken low, the Error-Data Register, the Syndrome Register, the Error Counter, and the Error-Type Register are cleared.
SYNCLK	1		Syndrome clock: If ERR is low, and the Error Counter indicates zero errors, syndrome bits are clocked into the Syndrome Register and data from the outputs of the Memory Data input latch are clocked in to the Error-Data Register on the low-to-high edge of SYNCLK. If ERR is low, the Error Counter will increment on the low-to-high edge of SYNCLK, unless the Error Counter indicates fifteen errors.
SCLKEN	I		Synclk enable: The SCLKEN enables the SYNCLK signal. SYNCLK is ignored if SCLKEN is high.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE 5962-92122

REVISION LEVEL SHEET 30

DESC FORM 193A JUL 91

9004708 0005442 140 **=**

6.6 One part — one part number system. The one part — one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>Listing</u>
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92122
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 31

DESC FORM 193A JUL 91

9004708 0005443 087 📟