

*MEMORY***CMOS 4M × 64  
FAST PAGE MODE DRAM MODULE****MB8504D064AA-60/-70****CMOS 4M × 64 Bit Fast Page Mode DRAM Module****■ DESCRIPTION**

The Fujitsu MB8504D064AA is a fully decoded, CMOS Dynamic Random Access Memory (DRAM) module consisting of sixteen MB8117400A devices. The MB8504D064AA is optimized for those applications requiring high speed, high performance and large memory storage. The operation and electrical characteristics of the MB8504D064AA are the same as the MB8117400A which features fast page mode operation. For ease of memory expansion, the MB8504D064AA is offered in an 168-pad Dual In-line Memory Module package (DIMM).

**■ ABSOLUTE MAXIMUM RATINGS (See NOTE)**

Parameter	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	-0.5 to +7.0	V
Input Voltage	V <sub>IN</sub>	-0.5 to +7.0	V
Output Voltage	V <sub>OUT</sub>	-0.5 to +7.0	V
Short Circuit Output Current	I <sub>OUT</sub>	50	mA
Power Dissipation	P <sub>D</sub>	18	W
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


# MB8504D064AA-60/MB8504D064AA-70

## ■ PRODUCT LINE & FEATURES

Parameter		MB8504D064AA-60	MB8504D064AA-70
RAS Access Time		60 ns max.	70 ns max.
Random Cycle Time		110 ns max.	130 ns max.
Address Access Time		35 ns max.	40 ns max.
CAS Access Time		20 ns min.	22 ns min.
Fast Page Mode Cycle Time		40 ns min.	45 ns min.
Power Dissipation	Operating Mode	10395 mW max.	8965 mW max.
	Standby Mode	671 mW max.	671 mW max.

- Conformed to 8-Byte DIMM JEDEC standard
- Organization : 4,194,304 words × 64 bits
- Module Size : 1.00" (height) × 5.25" (length) × 0.157" (thick)
- Memory : MB8117400A (4M × 4, 2K ref.), 16 pcs
- TI's Input Buffers, 3 pcs
- Decoupling Capacitors, 19 pcs
- 5.0 V ± 10% Supply Voltage
- 2,048 Refresh Cycles / 32.8 ms
- Fast Page operation
- RAS Only Refresh/CAS-before-RAS Refresh
- Package and Ordering Information:  
168-pad DIMM, order as  
MB8504D064AA-xxDG (DG = Gold Pad)


## ■ PACKAGE



MDS-168P-P05

# MB8504D064AA-60/MB8504D064AA-70

Fig. 1 - BLOCK DIAGRAM



# MB8504D064AA-60/MB8504D064AA-70

## ■ PIN ASSIGNMENTS

Pin No.	MB8504D064AA	Pin No.	MB8504D064AA	Pin No.	MB8504D064AA	Pin No.	MB8504D064AA
1	V <sub>SS</sub>	36	A <sub>6</sub>	71	DQ <sub>27</sub>	106	NC
2	DQ <sub>0</sub>	37	A <sub>8</sub>	72	DQ <sub>28</sub>	107	V <sub>SS</sub>
3	DQ <sub>1</sub>	38	A <sub>10</sub>	73	V <sub>CC</sub>	108	NC
4	DQ <sub>2</sub>	39	NC	74	DQ <sub>29</sub>	109	NC
5	DQ <sub>3</sub>	40	V <sub>CC</sub>	75	DQ <sub>30</sub>	110	V <sub>CC</sub>
6	V <sub>CC</sub>	41	NC	76	DQ <sub>31</sub>	111	NC
7	DQ <sub>4</sub>	42	NC	77	NC	112	$\overline{\text{CAS}}1$
8	DQ <sub>5</sub>	43	V <sub>SS</sub>	78	V <sub>SS</sub>	113	$\overline{\text{CAS}}3$
9	DQ <sub>6</sub>	44	$\overline{\text{OE}}2$	79	PD <sub>1</sub>	114	NC
10	DQ <sub>7</sub>	45	$\overline{\text{RAS}}2$	80	PD <sub>3</sub>	115	NC
11	NC	46	$\overline{\text{CAS}}4$	81	PD <sub>5</sub>	116	V <sub>SS</sub>
12	V <sub>SS</sub>	47	$\overline{\text{CAS}}6$	82	PD <sub>7</sub>	117	A <sub>1</sub>
13	DQ <sub>8</sub>	48	$\overline{\text{WE}}2$	83	ID <sub>0</sub>	118	A <sub>3</sub>
14	DQ <sub>9</sub>	49	V <sub>CC</sub>	84	V <sub>CC</sub>	119	A <sub>5</sub>
15	DQ <sub>10</sub>	50	NC	85	V <sub>SS</sub>	120	A <sub>7</sub>
16	DQ <sub>11</sub>	51	NC	86	DQ <sub>32</sub>	121	A <sub>9</sub>
17	DQ <sub>12</sub>	52	DQ <sub>16</sub>	87	DQ <sub>33</sub>	122	NC
18	V <sub>CC</sub>	53	DQ <sub>17</sub>	88	DQ <sub>34</sub>	123	NC
19	DQ <sub>13</sub>	54	V <sub>SS</sub>	89	DQ <sub>35</sub>	124	V <sub>CC</sub>
20	DQ <sub>14</sub>	55	DQ <sub>18</sub>	90	V <sub>CC</sub>	125	NC
21	DQ <sub>15</sub>	56	DQ <sub>19</sub>	91	DQ <sub>36</sub>	126	B <sub>0</sub>
22	NC	57	DQ <sub>20</sub>	92	DQ <sub>37</sub>	127	V <sub>SS</sub>
23	V <sub>SS</sub>	58	DQ <sub>21</sub>	93	DQ <sub>38</sub>	128	NC
24	NC	59	V <sub>CC</sub>	94	DQ <sub>39</sub>	129	NC
25	NC	60	DQ <sub>22</sub>	95	NC	130	$\overline{\text{CAS}}5$
26	V <sub>CC</sub>	61	NC	96	V <sub>SS</sub>	131	$\overline{\text{CAS}}7$
27	$\overline{\text{WE}}0$	62	NC	97	DQ <sub>40</sub>	132	$\overline{\text{PDE}}$
28	$\overline{\text{CAS}}0$	63	NC	98	DQ <sub>41</sub>	133	V <sub>CC</sub>
29	$\overline{\text{CAS}}2$	64	NC	99	DQ <sub>42</sub>	134	NC
30	$\overline{\text{RAS}}0$	65	DQ <sub>23</sub>	100	DQ <sub>43</sub>	135	NC
31	$\overline{\text{OE}}0$	66	NC	101	DQ <sub>44</sub>	136	DQ <sub>48</sub>
32	V <sub>SS</sub>	67	DQ <sub>24</sub>	102	V <sub>CC</sub>	137	DQ <sub>49</sub>
33	A <sub>0</sub>	68	V <sub>SS</sub>	103	DQ <sub>45</sub>	138	V <sub>SS</sub>
34	A <sub>2</sub>	69	DQ <sub>25</sub>	104	DQ <sub>46</sub>	139	DQ <sub>50</sub>
35	A <sub>4</sub>	70	DQ <sub>26</sub>	105	DQ <sub>47</sub>	140	DQ <sub>51</sub>

(Continued)

# MB8504D064AA-60/MB8504D064AA-70

(Continued)

Pin No.	MB8504D064AA	Pin No.	MB8504D064AA	Pin No.	MB8504D064AA	Pin No.	MB8504D064AA
141	DQ <sub>52</sub>	148	NC	155	DQ <sub>59</sub>	162	V <sub>SS</sub>
142	DQ <sub>53</sub>	149	DQ <sub>55</sub>	156	DQ <sub>60</sub>	163	PD <sub>2</sub>
143	V <sub>CC</sub>	150	NC	157	V <sub>CC</sub>	164	PD <sub>4</sub>
144	DQ <sub>54</sub>	151	DQ <sub>56</sub>	158	DQ <sub>61</sub>	165	PD <sub>6</sub>
145	NC	152	V <sub>SS</sub>	159	DQ <sub>62</sub>	166	PD <sub>8</sub>
146	NC	153	DQ <sub>57</sub>	160	DQ <sub>63</sub>	167	ID <sub>1</sub>
147	NC	154	DQ <sub>58</sub>	161	NC	168	V <sub>CC</sub>

# MB8504D064AA-60/MB8504D064AA-70

## ■ PIN DESCRIPTIONS

Symbol	Function	Input/Output	Pin Count
A <sub>0</sub> to A <sub>10</sub> , B <sub>0</sub>	Address Input	Input	12
$\overline{\text{RAS}}_0$ and $\overline{\text{RAS}}_2$	Row Address Strobe	Input	2
$\overline{\text{CAS}}_0$ to $\overline{\text{CAS}}_7$	Column Address Strobe	Input	8
$\overline{\text{WE}}_0$ and $\overline{\text{WE}}_2$	Write Enable	Input	2
$\overline{\text{OE}}_0$ and $\overline{\text{OE}}_2$	Output Enable	Input	2
DQ <sub>0</sub> to DQ <sub>63</sub>	Data-input/Data-output	Input/Output	64
PD <sub>1</sub> to PD <sub>8</sub>	Presence Detect	Output	8
ID <sub>0</sub> to ID <sub>1</sub>	ID bit	Output	2
$\overline{\text{PDE}}$	Presence Detect Enable	Input	1
V <sub>CC</sub>	Power Supply	—	16
V <sub>SS</sub>	Ground	—	16
NC	No Connection	—	35

## ■ PRESENCE DETECT (PD)/ID DEFINITION

Symbol	MB8504D064AA-60	MB8504D064AA-70	Description of PD/ID
PD <sub>1</sub>	H	H	MODULE DENSITY, DRAM ORGANIZATION AND ADDRESSING; Module Density: 32MB, Number of Bank: 1 Bank Module Configuration: 4M × 64 Mounted DRAM Configuration: 4M × 4 DRAM Address (Row/Column): 11/11
PD <sub>2</sub>	H	H	
PD <sub>3</sub>	L	L	
PD <sub>4</sub>	H	H	
PD <sub>5</sub>	L	L	EDO DETECTION; Fast Page Mode : PD <sub>5</sub> = L
PD <sub>6</sub>	H	L	MODULE SPEED; 60 ns : PD <sub>6</sub> = H, PD <sub>7</sub> = H 70 ns : PD <sub>6</sub> = L, PD <sub>7</sub> = H
PD <sub>7</sub>	H	H	
PD <sub>8</sub>	H	H	ECC / PARITY DETECTION; (parity) : PD <sub>8</sub> = H
ID <sub>0</sub>	L	L	MODULE TYPE; ×64 (parity) : ID <sub>0</sub> = L
ID <sub>1</sub>	L	L	REFRESH MODE; Normal Refresh : ID <sub>1</sub> = L

## ■ CAPACITANCE

(T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>CC</sub> = +5.0 V)

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance, (Address)	C <sub>IN1</sub>	—	20	pF
Input Capacitance, ( $\overline{\text{RAS}}$ )	C <sub>IN2</sub>	—	75	pF
Input Capacitance, ( $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$ )	C <sub>IN3</sub>	—	20	pF
I/O Capacitance, (DQ)	C <sub>DQ</sub>	—	20	pF

# MB8504D064AA-60/MB8504D064AA-70

## RECOMMENDED OPERATING CONDITIONS (Referenced to $V_{SS}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	—	0	—	V
Input High Voltage, all inputs	$V_{IH}$	2.4	—	6.0	V
Input Low Voltage, all inputs*	$V_{IL}$	-0.3	—	0.8	V
Ambient Temperature	$T_A$	0	—	70	°C

Note: \*Undershoots of up to -1.5 volts with a pulse width not exceeding 10 ns are acceptable.

## DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min.	Max.	Unit
Output High Voltage*1	$I_{OH} = -5 \text{ mA}$	$V_{OH}$	2.4	—	V
Output Low Voltage*1	$I_{OL} = 4.2 \text{ mA}$	$V_{OL}$	—	0.4	V
Input Leakage Current	$\overline{RAS}$	$I_{I(L)}$	-50	50	$\mu\text{A}$
	Others				
Output Leakage Current	$0 \text{ V} \leq V_{OUT} \leq 5.5 \text{ V}$ , $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ , Data out disabled	$I_{O(L)}$	-10	10	$\mu\text{A}$
Operating Current*2 (Average Power Supply Current)	MB8504D064AA-60	$\overline{RAS}$ & $\overline{CAS}$ cycling, $t_{RC} = \text{min.}$	—	1890	mA
	MB8504D064AA-70			1630	
Standby Current*2 (Power Supply Current)	TTL Level	$\overline{RAS} = \overline{CAS} = \overline{PDE} = V_{IH}$	$I_{CC2}$	—	122
	CMOS Level			$\overline{RAS} = \overline{CAS} = \overline{PDE} \geq V_{CC} - 0.2 \text{ V}$	
Refresh Current #1*2 (Average Power Supply Current)	MB8504D064AA-60	$\overline{CAS} = V_{IH}$ , $\overline{RAS} = \text{cycling}$ , $t_{RC} = \text{min.}$	$I_{CC3}$	—	1890
	MB8504D064AA-70			—	
Fast Page Mode Current*2	MB8504D064AA-60	$\overline{RAS} = V_{IL}$ , $\overline{CAS} = \text{cycling}$ , $t_{RC} = \text{min.}$	$I_{CC4}$	—	1390
	MB8504D064AA-70			—	
Refresh Current #2*2 (Average Power Supply Current)	MB8504D064AA-60	$\overline{RAS} = \text{cycling}$ , $\overline{CAS}$ -before- $\overline{RAS}$ , $t_{RC} = \text{min.}$	$I_{CC5}$	—	1890
	MB8504D064AA-70			—	

Notes: \*1. Referenced to  $V_{SS}$ .

\*2.  $I_{CC}$  depends on the output load conditions and cycle rate. The specific values are obtained with the output open.

$I_{CC}$  depends on the number of address change as  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ ,  $V_{IL} > -0.3 \text{ V}$ .

$I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC5}$  are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ .

# MB8504D064AA-60/MB8504D064AA-70

## ■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

No.	Parameter	Symbol	MB8504D064AA-60		MB8504D064AA-70		Unit	Notes
			Min.	Max.	Min.	Max.		
1	Time Between Refresh	t <sub>REF</sub>	—	32.8	—	32.8	ms	
2	Random Read/Write Cycle Time	t <sub>RC</sub>	110	—	130	—	ns	
3	Read-Modify-Write Cycle Time	t <sub>RWC</sub>	150	—	174	—	ns	
4	Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	60	—	70	ns	4, 7
5	Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	—	20	—	22	ns	5, 7
6	Column Address Access Time	t <sub>AA</sub>	—	35	—	40	ns	6, 7
7	Output Hold Time	t <sub>OH</sub>	5	—	5	—	ns	
8	Output Buffer Turn On Delay Time	t <sub>ON</sub>	2	—	2	—	ns	
9	Output Buffer Turn Off Delay Time	t <sub>OFF</sub>	—	20	—	22	ns	8
10	Transition Time	t <sub>t</sub>	2	16	2	16	ns	
11	$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	—	50	—	ns	
12	$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	100000	70	100000	ns	
13	$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	20	—	22	—	ns	
14	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	—	5	—	ns	
15	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	18	40	18	48	ns	9, 10
16	$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	15	—	17	—	ns	
17	$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	58	—	68	—	ns	
18	$\overline{\text{CAS}}$ Precharge Time (C-B-R Refresh)	t <sub>CPN</sub>	10	—	10	—	ns	17
19	Row Address Setup Time	t <sub>ASR</sub>	5	—	5	—	ns	
20	Row Address Hold Time	t <sub>RAH</sub>	8	—	8	—	ns	
21	Column Address Setup Time	t <sub>ASC</sub>	0	—	0	—	ns	
22	Column Address Hold Time	t <sub>CAH</sub>	15	—	15	—	ns	
23	Column Address Hold Time from $\overline{\text{RAS}}$	t <sub>AR</sub>	33	—	33	—	ns	
24	$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	13	25	13	30	ns	11
25	Column Address to $\overline{\text{RAS}}$ Lead Time	t <sub>RAL</sub>	35	—	40	—	ns	
26	Column Address to $\overline{\text{CAS}}$ Lead Time	t <sub>CAL</sub>	30	—	35	—	ns	
27	Read Command Setup Time	t <sub>RCS</sub>	0	—	0	—	ns	
28	Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	-2	—	-2	—	ns	12
29	Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0	—	0	—	ns	12
30	Write Command Setup Time	t <sub>WCS</sub>	0	—	0	—	ns	13, 18

(Continued)



# MB8504D064AA-60/MB8504D064AA-70

(Continued)

No.	Parameter	Symbol	MB8504D064AA-60		MB8504D064AA-70		Unit	Notes
			Min.	Max.	Min.	Max.		
31	Write Command Hold Time	t <sub>WCH</sub>	15	—	15	—	ns	
32	Write Command Hold Time from $\overline{\text{RAS}}$	t <sub>WCR</sub>	33	—	33	—	ns	
33	$\overline{\text{WE}}$ Pulse Width	t <sub>WP</sub>	15	—	15	—	ns	
34	Write Command to $\overline{\text{RAS}}$ Lead Time	t <sub>RWL</sub>	20	—	22	—	ns	
35	Write Command to $\overline{\text{CAS}}$ Lead Time	t <sub>CWL</sub>	15	—	17	—	ns	
36	D <sub>IN</sub> Setup Time	t <sub>DS</sub>	-2	—	-2	—	ns	
37	D <sub>IN</sub> Hold Time	t <sub>DH</sub>	20	—	20	—	ns	
38	Data Hold Time from $\overline{\text{RAS}}$	t <sub>DHR</sub>	35	—	35	—	ns	
39	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	78	—	90	—	ns	18
40	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	35	—	39	—	ns	18
41	Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	50	—	57	—	ns	18
42	$\overline{\text{RAS}}$ Precharge Time to $\overline{\text{CAS}}$ Active Time (Refresh Cycles)	t <sub>RPC</sub>	3	—	3	—	ns	
43	$\overline{\text{CAS}}$ Setup Time (C-B-R Refresh)	t <sub>CSR</sub>	5	—	5	—	ns	
44	$\overline{\text{CAS}}$ Hold Time (C-B-R Refresh)	t <sub>CHR</sub>	8	—	10	—	ns	
45	$\overline{\text{WE}}$ Setup Time from $\overline{\text{RAS}}$	t <sub>WSR</sub>	5	—	5	—	ns	
46	$\overline{\text{WE}}$ Hold Time from $\overline{\text{RAS}}$	t <sub>WHR</sub>	8	—	8	—	ns	
47	Access Time from $\overline{\text{OE}}$	t <sub>OEa</sub>	—	20	—	22	ns	7
48	Output Buffer Turn Off Delay from $\overline{\text{OE}}$	t <sub>OEZ</sub>	—	20	—	22	ns	8
49	$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ Lead Time for Valid Data	t <sub>OEEL</sub>	10	—	12	—	ns	
50	$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t <sub>OEh</sub>	5	—	5	—	ns	14
51	$\overline{\text{OE}}$ to Data in Delay Time	t <sub>OEED</sub>	20	—	22	—	ns	
52	$\overline{\text{CAS}}$ to Data in Delay Time	t <sub>CDD</sub>	20	—	22	—	ns	
53	D <sub>IN</sub> to $\overline{\text{CAS}}$ Delay Time	t <sub>DZC</sub>	-2	—	-2	—	ns	15
54	D <sub>IN</sub> to $\overline{\text{OE}}$ Delay Time	t <sub>DZO</sub>	-2	—	-2	—	ns	15
55	Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t <sub>RASP</sub>	—	100000	—	100000	ns	
56	Fast Page Mode Read/Write Cycle Time	t <sub>PC</sub>	40	—	45	—	ns	
57	Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PRWC</sub>	80	—	89	—	ns	
58	Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>CPA</sub>	—	40	—	45	ns	7,16
59	Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t <sub>CP</sub>	10	—	10	—	ns	
60	Fast Page Mode $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	40	—	45	—	ns	
61	Fast Page Mode $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t <sub>CPWD</sub>	55	—	62	—	ns	18

# MB8504D064AA-60/MB8504D064AA-70


- Notes: 1. An initial pause ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{IH}}$ ) of 200  $\mu\text{s}$  is required after power-up followed by any eight  $\overline{\text{RAS}}$ -only cycles before proper device operation is achieved. If an internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles are required instead of eight  $\overline{\text{RAS}}$  cycles.
2. AC characteristics assume  $t_{\text{T}} = 5 \text{ ns}$ .
  3.  $V_{\text{IH}}$  (min.) and  $V_{\text{IL}}$  (max.) are reference levels for measuring the timing of input signals. Transition times are measured between  $V_{\text{IH}}$  (min.) and  $V_{\text{IL}}$  (max.).
  4. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}} (\text{max.})$ ,  $t_{\text{RAD}} \leq t_{\text{RAD}} (\text{max.})$ . If  $t_{\text{RCD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  will be increased by the amount that  $t_{\text{RCD}}$  exceeds the value shown.
  5. If  $t_{\text{RCD}} \geq t_{\text{RCD}} (\text{max.})$ ,  $t_{\text{RAD}} \geq t_{\text{RAD}} (\text{max.})$ , and  $t_{\text{ASC}} \geq t_{\text{AA}} - t_{\text{CAC}} - t_{\text{T}}$ , access time is  $t_{\text{CAC}}$ .
  6. If  $t_{\text{RAD}} \geq t_{\text{RAD}} (\text{max.})$  and  $t_{\text{ASC}} \leq t_{\text{AA}} - t_{\text{CAC}} - t_{\text{T}}$ , access time is  $t_{\text{AA}}$ .
  7. Measured with a load equivalent to two TTL loads and 100 pF.
  8.  $t_{\text{OFF}}$  and  $t_{\text{OEZ}}$  are specified that output buffer change to high impedance state.
  9. Operation within the  $t_{\text{RCD}} (\text{max.})$  limit ensures that  $t_{\text{RAC}} (\text{max.})$  can be met.  $t_{\text{RCD}} (\text{max.})$  is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}} (\text{max.})$  limit, access time is controlled exclusively by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ .
  10.  $t_{\text{RCD}} (\text{min.}) = t_{\text{RAH}} (\text{min.}) + 2 t_{\text{T}} + t_{\text{ASC}} (\text{min.})$ .
  11. Operation within the  $t_{\text{RAD}} (\text{max.})$  limit ensures that  $t_{\text{RAC}} (\text{max.})$  can be met.  $t_{\text{RAD}} (\text{max.})$  is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}} (\text{max.})$  limit, access time is controlled exclusively by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ .
  12. Either  $t_{\text{RRH}}$  or  $t_{\text{RCH}}$  must be satisfied for a read cycle.
  13.  $t_{\text{WCS}}$  is specified as a reference point only. If  $t_{\text{WCS}} \geq t_{\text{WCS}} (\text{min.})$  the data output pin will remain High-Z state through entire cycle.
  14. Assumes that  $t_{\text{WCS}} < t_{\text{WCS}} (\text{min.})$ .
  15. Either  $t_{\text{DZC}}$  or  $t_{\text{DZO}}$  must be satisfied.
  16.  $t_{\text{CPA}}$  is access time from the selection of a new column address (caused by changing  $\overline{\text{CAS}}$  from "L" to "H"). Therefore, if  $t_{\text{CP}}$  become long,  $t_{\text{CPA}}$  also become longer than  $t_{\text{CPA}} (\text{max.})$ .
  17. Assumes that  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh.
  18.  $t_{\text{WCS}}$ ,  $t_{\text{CWD}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{AWD}}$ , and  $t_{\text{CPWD}}$  are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If  $t_{\text{WCS}} \geq t_{\text{WCS}} (\text{min.})$ , the cycle is an early write cycle and  $D_{\text{out}}$  pin will maintain high impedance state throughout the entire cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}} (\text{min.})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}} (\text{min.})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}} (\text{min.})$ , and  $t_{\text{CPWD}} \geq t_{\text{CPWD}} (\text{min.})$ , the cycle is a read-modify-write cycle and data from the selected cell will appear at the  $D_{\text{OUT}}$  pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the  $D_{\text{OUT}}$  pin, and write operation can be executed by satisfying  $t_{\text{RWL}}$ ,  $t_{\text{CWL}}$ ,  $t_{\text{RAL}}$  and  $t_{\text{CAL}}$  specifications.

\*Source: See MB8117400A Data Sheet for details on the electricals.

# MB8504D064AA-60/MB8504D064AA-70

## ■ PACKAGE DIMENSIONS

(Suffix: DG)



## FUJITSU LIMITED

*For further information please contact:*

### **Japan**

FUJITSU LIMITED  
Corporate Global Business Support Division  
Electronic Devices  
KAWASAKI PLANT, 4-1-1, Kamikodanaka  
Nakahara-ku, Kawasaki-shi  
Kanagawa 211-88, Japan  
Tel: (044) 754-3753  
Fax: (044) 754-3329

### **North and South America**

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804, U.S.A.  
Tel: (408) 922-9000  
Fax: (408) 432-9044/9045

### **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
63303 Dreieich-Buchsschlag  
Germany  
Tel: (06103) 690-0  
Fax: (06103) 690-122

### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED  
#05-08, 151 Lorong Chuan  
New Tech Park  
Singapore 556741  
Tel: (65) 281 0770  
Fax: (65) 281 0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### **CAUTION:**

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.