32K X 8 SRAM

FEATURES

- Access times of 12,15,20 ns
- Fast output enable (tdoe) for cache applications
- Low active power: 400 mW (Typical)
- · Low standby power
- Fully static operation, no clock or refresh required
- TTL Compatible Inputs and Outputs
- TSOP (only) offered in "reverse" TSOP package for easy 2-sided board assembly
- Single +5V power supply
- Industrial and military temperature range


FUNCTIONAL DESCRIPTION

The ASSI AS5C2568DJ is a high speed, low power, 32,768 word by 8-bit CMOS static RAM. It is fabricated using ASI's high performance CMOS, double metal technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 12 ns (Max).

When Chip Enable (\overline{CE}) is HIGH, the device assumes a standby mode at which the power dissipation can be reduced down to $10\mu W$ (typical) at CMOS input levels.

Easy memory expansion is provided by using asserted LOW \overline{CE} and asserted LOW output enable inputs $\overline{(OE)}$. The asserted LOW write enable $\overline{(WE)}$ controls both writing and reading of the memory.

The AS5C2568DJ is pin-compatible with other 32K X 8 SRAM's in the SOJ, and TSOP package.



ABSOLUTE MAXIMUM RATINGS


(Above which the useful life may be impaired. For us	r Vcc Supply Relative to GND1.0V to +7.0V
guidelines, not tested.)	Voltage on Any
Storage Temperature65°C to +150	Pin Relative to GND0.5V to Vcc +0.5V
Ambient Temperature	Short Circuit Output Current ² ±50mA
with Power Applied55°C to +125	C Power Dissipation1.0 W

ELECTRICAL CHARACTERISTICS Over the operating Range (-40°C \leq T \leq 85°C; Vcc = 5V \pm 10%)-Industrial Temps.

Symbol	Parameter	Test Conditions	AS5C25	68DJ-15	AS5C25	AS5C2568DJ-20	
Symbol	Parameter	rest Conditions	Min.	Max.	Min.	Max.	Unit
I _{CC1}	Dynamic Operating Current	V _{CC} = Max, IOUT = mA, CE = VIL, f = fmax		150		140	mΑ
I _{CC2}	Operating Current	$V_{CC} = Max$, $IOUT = mA$, $CE = VIL$, $f = 0$		100		100	mΑ
I _{SB1}	TTL Standby Current -TTL Inputs	$V_{CC} = MAX$, $VIN = VIH or VIL$, $\overline{CE} VIH$, $f = fmax$		30		30	mΑ
I _{SB2}	CMOS Standby Current -CMOS Inputs	$V_{CC} = Max, \overline{CE} \le Vcc -0.2V,$ $Vin \le Vcc -0.2V \text{ or } Vin \le 0.2V$ f = 0		15		15	mΑ
ILI	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$	-1	1	-1	1	μА
I _{LO}	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$ Output Disabled	-1	1	-1	1	μА
V _{OH}	Output High Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		2.4		V
V _{OL}	Output Low Voltate	V _{CC} = Min., I _{OL} = 8.0 mA		0.4		0.4	٧
V _{IH}	Input High Voltage		2.2	V _{CC} +0.5	2.2	V _{CC} +0.5	V
V _{IL}	Input Low Voltage		-0.5	0.8	-0.5	0.8	V

Capacitance⁴

Symbol Description		Max.	Unit
C _{IN}	Input Capacitance	5	pF
C _{IO}	I/O Capacitance	5	pF



Notes

 $1.\ No$ more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

2. Tested initially and after any design or process changes that may effect these parameters.

3. $V_{\rm IL}$ = -3.0 V for pulse width less than 3 ns.

AS5C2568DJ REV. 11/97 DS000063

5-2

Austin Semiconductor, Inc., reserves the right to change products or specifications without notice.

$\textbf{Electrical Characteristics} \ \ \text{Over the operating Range (-55°C} \le \text{TA} \le 125°\text{C}; \ \ \text{Vcc} = 5\text{V} \pm 10\%) - \text{Military Temps}.$

Cumbal	Parameter	Toot Conditions	AS5C25		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ICC1	Dynamic Operating Current	$V_{CC} = Max., I_{OUT} = mA, \overline{CE} = V_{IL},$ f = fmax		145	mA
ICC2	Operating Current	$V_{CC} = Max., I_{OUT} = mA, \overline{CE} = V_{IL},$ f = 0		105	mA
ISB1	TTL Standby Current -TTL Inputs	$V_{CC} = Max., V_{IN} = V_{IH} \text{ or } V_{IL}, \overline{CE} \ge V_{IH}, f = fmax$		60	m A
ISB2	CMOS Standby Current -CMOS Inputs	$V_{CC} = Max., \overline{CE} \ge V_{CC} -0.2V,$ $V_{IN} \ge V_{CC} -0.2V \text{ or } V_{IN} \le 0.2V, f = 0$		30	mA
ILI	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$	-1	1	mΑ
ILO	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$ Output Disabled	-1	1	m A
VOH	Output High Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		V
VOL	Output Low Voltate	V _{CC} = Min., I _{OL} = 8.0 mA		0.4	V
VIH	Input High Voltage		2.2	VCC +0.5	٧
VIL	Input Low Voltage		-0.5	0.8	V

Parameter	Description	AS5C2568DJ-12		AS5C2568DJ-15		AS5C2568DJ-20		11
Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle								
t _{RC}	Read Cycle Time	12		15		20		ns
taa	Address Access Time		12		15		20	ns
t _{OHA}	Output Hold Time	3		3		3		ns
tace1, tace2	CE Access Time		12		15		20	ns
t _{DOE}	OE Access Time		5		7		8	ns
t _{LZOE}	OE to Low-Z Output	0		0		0		ns
t _{HZOE} 2	OE to High-Z Output		5		6		7	ns
tLZCE1, tLZCE2	CE to Low-Z Output	3		3		3		ns
t _{HZCE1} , t _{HZCE2}	CE to High-Z Output		6		8		9	ns
t _{PU}	CE to Power Up	0		0		0		ns
t _{PD}	CE to Power Down		12		15		20	ns
Write Cycle ³								
t _{w c}	Write Cycle Time	12		15		20		ns
t _{SCE1} , t _{SCE2}	CE to Write End	8		10		12		ns
taw	Address to Set-up Time to Write End	8		10		12		ns
t _{HA}	Address Hold to Write End	0		0		0		ns
t _{SA}	Address Set-up Time	0		0		0		ns
t _{pw e1} ⁴	WE Pulse Width (OE = HIGH)	8		10		12		ns
t _{pw e2}	WE Pulse Width (OE = LOW)	12		12		15		ns
t _{SD}	Data Set-up to Write End	6		7		10		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{HZWE} ²	WE LOW to High-Z Output		7		7		9	ns
t _{LZWE}	WE HIGH to Low-Z Output	2		2		2		ns

- Notes:

 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 3.0 V and output loading specified in AC Test Loads and Waveforms Figure (a).

 2. Tested with the load in AC Test Loads and Waveforms Figure (b).

 3. The internal write time is defined by the over lap of CE LOW and WE LOW All signals must be in valid states to initiate a write, but any signal can be deposited by the course of the total can be deposed to the total can
- signal can be deasserted to terminate the write. The Data Input Set-up
- and Hold timing are referenced to the rising or falling edge of the and Floring are released to the rising of failing ed signal that terminates the write. Tested with \overline{OE} HIGH.

 WE is HIGH for a Read Cycle.

 The device is continuously selected. \overline{OE} , \overline{CE} , $=V_{\pm}$.

 Address is valid prior to or coincident with CE LOW transitions. I/O will assume the High-Z state if \overline{OE} ${}_{3}V_{\mu\tau}$.

5-4

PIN DESCRIPTION

A₀-A₁₄: Address Inputs

These 15 address inputs select one of the 32,768 8-bit words in the RAM.

CE: Chip Enable Input

 $\overline{\text{CE}}$ is asserted LOW. The Chip Enable is asserted LOW to read from or write to the device. If Chip Enable is deasserted, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when the device is deselected.

OE: Output Enalbe Input


The Output Enable Input is asserted LOW. If the Output Enable


is asserted LOW while \overline{CE} is asserted (LOW) and \overline{WE} is deasserted (HIGH), date from the SRAM will be present on the I/O pins. The I/O pins will be in the high-impedance state when \overline{OE} is deasserted.

WE: Write Enable Input

The Write Enable Input is asserted LOW and controls read and write operations. When \overline{CE} and \overline{WE} are both asserted (LOW) input data present on the I/O pins will be written into the selected memory location.

I/O₀-I/O₇: Common Input/Output Pins GND: Ground






REV. 11/97 DS000063 5-5


Austin Semiconductor, Inc., reserves the right to change products or specifications without notice

Switching Waveforms (continued)


Write Cycle No.1 ($\overline{\text{CE}}_1$, or CE_2 controlled, $\overline{\text{OE}}$ is HIGH or LOW: $\overline{\text{CE}}_1$ or CE_2 Terminates Write)



Write Cycle No.2 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ is HIGH, $\overline{\text{CE}}_1$ is LOW, and CE_2 is HIGH: $\overline{\text{WE}}$ Terminates Write)



Write Cycle No.3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ is LOW, $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}_1$ is LOW: $\overline{\text{WE}}$ Terminates Write)



AS5C2568DJ REV. 11/97 5-6


Austin Semiconductor, Inc., reserves the right to change products or specifications without notice.

Truth Table


Mode	WE	CE	ŌĒ	I/O	Icc
Standby	Х	Н	Х	High-Z	I _{SB1} , I _{SB2}
Standby	Х	Х	Х	High-Z	I _{SB1} , I _{SB2}
Selected/Output Disabled	Н	L	Н	High-Z	I _{CC1} , I _{CC2}
Read	Н	L	L	D _{OUT}	I _{CC1} , I _{CC2}
Write	L	L	Х	D _{in}	I _{CC1} , I _{CC2}

Package Diagrams

28-Pin Small Outline J-Bend (SOJ)



28-Pin Thin Small Outline Package (TSOP)



5-7

AS5C2568DJ REV. 11/97 DS000063 Austin Semiconductor, Inc., reserves the right to change products or specifications without notice.