PRODUCT PREVIEW

T-52-33-05




DS5340 V40 Softener Chip

FEATURES

- Provides softness for V40-based systems
- Adapts to task-at-hand:
 - -Converts up to 672K bytes of CMOS SRAM into lithium-backed NV program/data storage
 - -Serial bootstrap loading
 - -Code can be changed in end use
- Crashproof operation during transient conditions
- Provides 3 enhanced 8-bit parallel I/O ports

PIN DESCRIPTION



80-Pin Quad Flat Pack

DESCRIPTION

The DS5340 V40 Softener Chip provides the benefits of adaptability, crashproof operation, and enhanced parallel I/O capabilities, as discussed in the DS53xx Micro Softener Chips family data sheet, for systems based on the popular NEC V40 microprocessor. The DS5340 interfaces directly to the V40's address/data bus and control signals and converts up to 672K bytes of CMOS SRAM into nonvolatile read/ write storage.

An embedded control system with the above attributes can be implemented using only the V40, DS5340 V40 Softener Chip, CMOS static RAM, and a lithlum cell. Additional peripheral functions, such as a permanently powered clock/calendar function (using the DS1283 Watchdog Timekeeper Chip) can be added to the system without the need for additional glue logic. Because the V40 is code-compatible with the 8086, application code can be developed on

-T·52·33-05 —

a PC in its native instruction set. As a result, a multitude of high-level language compilers, assemblers, and debugging packages are available to support development of a V40/DS5340based embedded control system.

Also available from Dallas Semiconductor is the DS2340 Soft V40 Flip Stik, which is a complete implementation of the embedded control system described above. The DS2340 is implemented as a small daughterboard that plugs into an industry-standard 72-pin SIMM connector scheme that supports redundant contacts, simple insertion/extraction, and low overall height profiles. The DS2340 can be used as a high-level building block in a system design resulting in a quick time to market for a Softenerbased V40 system. Alternatively, it can be used for fast prototyping of a system which will ultimately incorporate the DS5340 V40 Softener Chip itself. Consult the DS2340 data sheet for information on this application of the DS5340.

PIN DESCRIPTION

The table shown below summarizes the pin functions of the DS5340 by function type.

DS5340 PIN DESCRIPTION Table 1

NAME	DESCRIPTION
V _{cci}	+5V Power Supply Input
GND	Ground
V _{LI}	+3V Lithium Supply Input
V _{cco}	Lithium-Backed Power
	Supply Output
PFRST\	Power Fail Reset Output
PFLI	Power Fail Lithlum Output
X1	Crystal Oscillator Input
X2	Crystal Oscillator Output
RL\	Reload Input
CLKIN	Clock Input from V40
CLKOUT	Clock Output
A19-A8	Address Bus Inputs from
<i>'</i>	V40
A16L	Latched A16 Line; Output
AD7-AD0	Mux. Address/Data Bus to/
	from V40; bidirectional
ASTB	Address Strobe Input from
	V40

NAME	DESCRIPTION				
MRDIN\	Memory Read Input from				
	V40				
MWRIN\	Memory Write Input from				
	V40				
A7-A0	Demux. Address Bus;				
	Outputs				
CE1\-CE5\	Chip Enable Outputs				
PCE1\-PCE2\	Peripheral Chip Enable				
	Outputs				
WROUT\	Write Output				
RSTIN\	Reset Input				
RSTOUT\	Reset Output to V40				
INT1\	Interrupt Output 1 to V40				
INT2\	Interrupt Output 2 to V40				
PA.7-PA.0	Port A; Bidirectional				
PB.7-PB.0	Port B; Bidirectional				
PC.7-PC.0	Port C; Bidirectional				
IBR\	Input Buffer Ready Status				
	Output				

T-52-33-05_DS5340

BLOCK DIAGRAM

A conceptual block diagram of the DS5340 is shown in Figure 1. Consult the DS53xx Micro Softener Chip family data sheet for complete operational details which are common to all of the versions of the Micro Softener. Features unique to the DS5340 are described below.

39E D

MEMORY MAP

The DS5340 interfaces directly to the NEC V40's multiplexed address/data bus. All 20 address lines as well as the ASTB, MRD\, and MWR\ control signals are monitored so that all memory accesses performed by the V40 are interpreted by the DS5340. The V40 Softener Chip decodes incoming addresses and controls access to its internal registers, to external CMOS SRAMs, and to external peripherals such as the DS1283 Watchdog Timekeeper Chip.

CE1\-CE5\ are the chip enable signals used to control the external CMOS SRAMs. The decoding of the chip enable signals is controlled by programming mode control bits within the DS5340 during system initialization via the bootstrap loader. Through selection of these modes, the chip enable outputs can be assigned to control various combinations of 32K x 8 and/or 128K x 8 CMOS SRAMs. This allows a minimum of 64K bytes of program/data storage up to a maximum of 672K bytes of program/data storage. This operating mode information is retained in the absence of V_{GG}.

As illustrated in Figure 2, five different system memory maps can be selected via the mode control bits. Mode 0 implements a contiguous 64K byte memory map for minimal system designs. Address bits A19-A16 are ignored when this mode is in effect. Both CE1\ and CE5\ are intended to be connected to the chip enable inputs of 32K x 8 CMOS SRAMs. CE2\,CE3\, and CE4\ are disabled when mode 0 is in effect. CE1\ is activated for all memory accesses from X0000H to X7FFFH, and CE5\ is activated for all

memory accesses from X8000H to XFFFH. The application program can be written to occupy the contiguous 64K byte area complete with interrupt vector information in the lowest portion of the map and with the reset information at the top portion of the map.

Modes 1-4 all decode the total 1M byte system memory map. As can be seen from the figure, Modes 1-3 select various combinations of 32K x 8 and/or 128K x 8 CMOS SRAMs under control of each of the chip enable signals CE1\-CE5\. When Mode 4 is selected, CE1\ and CE5\ select a 128K x 8 and a 32K x 8 CMOS SRAM, respectively, while CE2\ selects a 512K x 8 CMOS SRAM array. CE3\ and CE4\ are disabled in Mode 4.

As described in the DS53xx Micro Softener Chip family data sheet, the PCE1\ and PCE2\ lines are available for the interface of peripheral devices.

PARALLEL I/O

The DS5340 Incorporates a total of three additional 8-bit parallel I/O ports which are easily accessed by the microprocessor. The ports are designated as A, B, and C. These ports function as described in the DS53xx data sheet.

BOOTSTRAP LOADER COMMANDS


The general function of the serial bootstrap loader is described in the DS53xx data sheet. In addition to the standard method of communication to a local PC via the V40's on-chip serial I/O port, the DS5340's serial bootstrap loader can be configured to communicate to a host PC at a remote location via a DS2245 Soft Modem Stik in the embedded system.

Extended Intel Hex representation is the format used to load program/data information into the nonvolatile SRAM of a V40/DS5340-based system. Extended Intel Hex is the typical format which is generated by existing 6803 assemblers.

T-52.33-05

DS5340

DS5340 V40 SOFTENER BLOCK DIAGRAM Figure 1



DS5340 SERIAL BOOTSTRAP LOADER Table 2

COMMAND	FUNCTION					
C [range]	Calculate, store and report CRC-16 value					
D [range]	Dump Extended Intel Hex					
E	Exit Serial Bootstrap Loader					
F val [range]	Fill NV SRAM with Constant					
K	Clear CRC values					
L	Load Extended Intel Hex					
M	Enable/Disable Modem					
	Communication					
N	Set Freshness Seal					
R	Read DS5340 Registers					
V [range]	Verify Extended Intel Hex					
W	Write DS5340 Register					

_T-52-33-05 ____

DS5340

A command summary specifically for the DS5340 serial bootstrap loader is given on the preceeding page (Table 2).

ORDERING INFORMATION

The following versions of the DS5340 are available as standard products from Dallas Semiconductor.

FOR FURTHER INFORMATION

Complete technical specifications for the DS5340 as well as other versions of the Micro Softener and Soft Stik products are available on request from Dallas Semiconductor.

PART#	CLOCK	PACKAGE		
DS5340FP	8 MHz	80-pin QFP		
DS5340FP-A	10 MHz	80-pin QFP		

DS5340 MEMORY MAP MODES Figure 2

X0000H n		00000H		000000Н		00000H ;		000000Н	
	INT. YECTORS CEI\ RAM		INT. VECTORS CEI\ RAN		INT. VECTORS CEI\ RAM		INT, VECTORS CE1\ RAM		INT. YECTORS CEI\ PAM
X0400H	CEITION	H00H00	CEI\ RAM	00400H		M00100H		00400Н	
		08000H			CEI\ RAM		CEI\ RAM		CEI\ RAN
			CEZ\ RAM	20000H		20000H		20000H	
		10000H	CE3/ RAM		CE2\ RAM		CEZ\ RAN		
		18000H	CESTION	40000H		40000H			
		1000011	CEAN RAW		CE3\ RAN		CE3\ RAM		CE 2\ RAN
	CEI\ R/M	20000H		60000H		60000Н			C22\ XXW
	021(1012			000001	CEA RAM	0000011	CEA RAN		
					CC1/IVM		CENTRON		1
	l l			80000H		80000Н			1
								ACCOOCH	L
								MANAN	
						E00000H			
		i				cooon			
X8000H	CES\ RVII	FB000H	CES\ RAN	F8000H	CE5\ RAM		CE5\ RAN	F8000H	CE5\ RAN
XFDOCH	70.00 2000 co. 3000 co.	FFD00H	VIII ON THE PARTY OF THE PARTY	EEDXXH	240000000000000000000000000000000000000	FFTXXXH		FFD00H	
XFE00H	(PCCL) OR CEST	FFEOOH	PCEIL OR CESL	FFEOOH	(PCEIX OR CESX.)	FFE00H	(PCE IX OR CESX.)	FFE00H	POEIL OR LESS
	PCEIL OR CESLI		IPCEZ OR CES		(PCE2\ OR CE5\)	1	PCEA OR CES		(POEZ) OR CESS)
XFF00H	DS5340	EE E COOH	055340	HXX444	DS5340	FFFOOH	0\$5340	FFFOOH	0\$5340
	RECASTERS		REGISTERS	l	REGISTERS		REGISTERS		RECISTERS
XFT40H	CCD DUI	FFF40H	CED DAY	FFF40H	CEB DIV	FFF40H	~ nu	FFF4OH	~ D 0111
XFFFOH	CES\ RAM	FFFFOH	CE5\ RAM	FFFFOH	CE5\ RAM	FFFFOH	CES\ RAM	FFFFOH	CE5/ RAM
74 () 4()	RESET AREA	1111011	RESET AREA	1111421	RESET AREA	11110	RESET AREA	''''	RESET AREA
XFFFCH	CES\ RAM	FFFFCH	CE5\ RAM	FFFFCH	CES\ RAN	FFFFCH	CE5\ RAM	FFFFCH	CE5\ RAN
70.100	RESERVED	''''	RESERVED	''''	RESERVED	1111/41	RESERVED	''''	RESERVED
XFTFFH	CE5\	FEFFEH	Œ5\) ¹⁷⁷⁷⁷⁷	Œ5\	FEFFER	Œ5\	FFFFFH	(52)
MIIII	MODE O		MODE 1	1141411	MODE 2	*********	MODE 3	1111111	HODE 4
	32K RAMS		32K RAMs		MOUE 2 32K/128K RAM		128K RAWs	370	MODE 4 1/128X/512K RAWs
	JAN IVWIS		JAN IVWS		JENT IZUN IVM	3	IZON IVWS	JZN	Y IZUNY JIZK KVKS
	_	CEn DE	CODED 🔯 C	En OR PEn	DECODED [NOT DECO	DED BY DS5.340		
WILL TO SECOND OF STATE									