

# DS55325/DS75325 **Memory Drivers**

# General Description

The DS55325 and DS75325 are monolithic memory drivers which feature high current outputs as well as internal decoding of logic inputs. These circuits are designed for use with magnetic memories.

The circuit contains two 600 mA sink-switch pairs and two 600 mA source-switch pairs. Inputs A and B determine source selection while the source strobe (S1) allows the selected source turn on. In the same manner, inputs C and D determine sink selection while the sink strobe (S2) allows the selected sink turn on.

Sink-output collectors feature an internal pull-up resistor in parallel with a clamping diode connected to Voca. This protects the outputs from voltage surges associated with switching inductive loads.


The source stage features Node R which allows extreme flexibility in source current selection by controlling the amount of base drive to each source transistor. This method of setting the base drive brings the power associated with the resistor outside the package thereby allowing the circuit to operate at higher source currents for a given junction temperature. If this method of source current setting is not desired, then Nodes R and RINT can be shorted externally, activating an internal resistor connected from V<sub>CC2</sub> to Node R. This provides adequate base drive for source currents up to 375 mA with  $V_{CC2} = 15V$  or 600 mA with  $V_{CC2} = 24V$ . The DS55325 operates over the fully military temperature range of -55°C to +125°C, while the DS75325 operates

## **Features**

from 0°C to +70°C.

- 600 mA output capability
- 24V output capability
- Dual sink and dual source outputs
- Fast switching times
- Source base drive externally adjustable
- Input clamping diodes
- TTL compatible

# Connection Diagram



Order Number DS55325J, DS75325J or DS75325N See NS Package Number J14A or N14A

# **Truth Table**

Address Inputs			Strobe Inputs		Outputs				
Sou	Source		nk	Source Sink Source		Source		Sink	
Α	В	C	D	S1	S2	W	X_	Y	Z
L	н	х	Х	L	Ξ	ON	OFF	OFF	OFF
н	L	Х	Х	L	Н	OFF	ON	OFF	OFF
X	Χ	L	Н	H	L	OFF	OFF	ON	OFF
X	Х	Н	L	H	L	OFF	OFF	OFF	ON
×	Х	Х	Х	Н	Н	OFF	OFF	OFF	OFF
Н	Н	Н	Н	X	Х	OFF	OFF	OFF	OFF

H = High Level, L = Low Level, X = Irrelevant

Note: Not more than one output is to be on at any one time.

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V<sub>CC1</sub> (Note 5) Supply Voltage V<sub>CC2</sub> (Note 5) 25V Input Voltage (Any Address or Strobe Input) 5.5V

Maximum Power Dissipation\* at 25°C

Cavity Package 1509 mW Molded Package 1476 mW

\*Derate Cavity Package 10.1 mW/°C above 25°C; derate molded package 11.8 mW/°C above 25°C.

Storage Temperature Range -65°C to +150°C Lead Temperature 300°C (Soldering, 10 seconds)

**Operating Conditions** 

	Min	Max	Units
Temperature (T <sub>A</sub> )			
DS55325	-55	+ 125	°C
DS75325	0	+ 70	°C
DS55325			_

# Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditi	ons	Min	Тур	Max	Units	
V <sub>IH</sub>	High Level Input Voltage	(Figures 1 and 2)			2			٧
V <sub>IL</sub>	Low Level Input Voltage	(Figures 3 and 4)					0.8	٧
VI	Input Clamp Voltage	$V_{CC1} = 4.5V, V_{CC2} = 24V, I$ $T_A = 25^{\circ}C \text{ (Figure 5)}$	<sub>IN</sub> = -12 mA		-1.3	-1.7	٧	
loff	Source Collectors Terminal	V <sub>CC1</sub> = 4.5V, V <sub>CC2</sub> = 24V	Full Range	DS55325			500	μΑ
	"Off" State Current	(Figure 1)	(Figure 1) DS75325				200	μΑ
			T <sub>A</sub> = 25°C	DS55325		з	150	μΑ
	:			DS75325		3	200	μΑ
$V_{OH}$	High Level Sink Output Voltage	$V_{CC1} = 4.5V, V_{CC2} = 24V, I$	OUT = 0 mA (	Figure 2)	19	23		٧
V <sub>SAT</sub>	Saturation Voltage Source $V_{CC1} = 4.5V, V_{CC2} = 15V, R_L = 24\Omega,$ Full Range					0.9	٧	
		ISOURCE ≈ -600 mA	T <sub>A</sub> = 25°C	DS55325		0.43	0.7	٧
	(Figure 3) (Notes 4 and 6)			DS75325		0.43	0.75	٧
V <sub>SAT</sub>	Saturation Voltage Sink Outputs	$V_{CC1} = 4.5V$ , $V_{CC2} = 15V$ , $R_L = 24\Omega$ , $I_{SINK} \approx 600$ mA (Figure 4)	Full Range				0.9	٧
			T <sub>A</sub> = 25°C	DS55325		0.43	0.7	٧
		(Notes 4 and 6)		DS75325		0.43	0.75	٧
l <sub>4</sub>	Input Current at Maximum	$V_{CC1} = 5.5V, V_{CC2} = 24V,$	Address Inputs Strobe Inputs				1	mΑ
	Input Voltage	V <sub>I</sub> = 5.5V <i>(Figure 5)</i>					2	mA
Ή	High Level Input Current	$V_{CC1} = 5.5V, V_{CC2} = 24V,$	Address Inputs Strobe Inputs			3	40	μΑ
		V <sub>I</sub> = 2.4V <i>(Figure 5)</i>				6	80	μΑ
ŧιL	Low Level Input Current	$V_{CC1} = 5.5V, V_{CC2} = 24V,$	5V, V <sub>CC2</sub> = 24V, Address Inputs			-1	1.6	mA
		V <sub>I</sub> = 0.4V (Figure 5) Strobe Inputs		s		-2	-3.2	mA
I <sub>CC OFF</sub>	Supply Current, All Sources	V <sub>CC1</sub> 5.5V, V <sub>CC2</sub> = 24V, V <sub>CC1</sub> T <sub>A</sub> = 25°C (Figure 6) V <sub>CC2</sub>				14	22	mA
	and Sinks "Off"					7.5	20	mA
I <sub>CC1</sub>	Supply Current from V <sub>CC1</sub> , Either Sink "On"	V <sub>CC1</sub> = 5.5V, V <sub>CC2</sub> = 24V, I <sub>SINK</sub> = 50 mA, T <sub>A</sub> = 25°C ( <i>Figure 7</i> )				55	70	mA
I <sub>CC2</sub>	Supply Current from V <sub>CC2,</sub> Either Source "On"	V <sub>CC1</sub> = 5.5V, V <sub>CC2</sub> = 24V, I <sub>SOURCE</sub> = -50 mA T <sub>A</sub> = 25°C ( <i>Figure 8</i> )				32	50	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DS55325 and across the 0°C to +70°C range for the DS75325. All typical values are at TA = 25°C

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


Note 4: Only one output at a time should be shorted.


Note 5: Voltage values are with respect to network ground terminal.

Note 6: These parameters must be measured using pulse techniques.  $t_W = 200 \mu s$ , duty cycle  $\leq 2\%$ .

Symbol	Parameter	Conditions			Тур	Max	Units
t <sub>PLH</sub>	Propagation Delay Time,	$V_{CC2} = 15V, R_L = 24\Omega,$ $C_L = 25 pF$ (Figure 9)	Source Collectors		25	50	ns
	Low-to-High Level Output		Sink Outputs		20	45	ns
t <sub>PHL</sub>	Propagation Delay Time,	$V_{CC2} = 15V, R_L = 24\Omega,$	Source Collectors		25	50	пѕ
High-to-Low Level Output		C <sub>L</sub> = 25 pF <i>(Figure 9)</i>	Sink Outputs		20	45	ns
t <sub>TLH</sub> Transition Time, Low-to-High Level Output		C <sub>L</sub> = 25 pF	Source Outputs, $V_{CC2} = 20V$ , $R_L = 1 \text{ k}\Omega$ (Figure 10)		55		ns
			Sink Outputs, $V_{CC2} = 15V$ , $R_L = 24\Omega$ (Figure 9)		7	15	ns
t <sub>THL</sub>	Transition Time, High-to-Low Level Output	C <sub>L</sub> = 25 pF	Source Outputs, $V_{CC2} = 20V$ , $R_L = 1 \text{ k}\Omega$ (Figure 10)		7		ns
			Sink Outputs, $V_{CC2} = 15V$ , $R_L = 24\Omega$ (Figure 9)		9	20	ns
ts	Storage Time, Sink Outputs	$V_{CC2} = 15V, R_L = 24\Omega, C_L = 25 pF (Figure 9)$ 15 30 r			ns		

# **DC Test Circuits**





TL/F/9755-6


# 


Note 1: Figure 3 and 4 parameters must be measured using pulse techniques,  $t_W = 200~\mu s$ , duty cycle  $\leq 2\%$ .


### **Test Table**

С	D	S2	Y	Z
0.8V	4.5V	0.8V	₽L	OPEN
4.5V	0.8V	0.8V	OPEN	RL

FIGURE 4. VIL and Sink VSAT








5-61


# DC Test Circuits (Continued)



Note 1: The pulse generator has the following characteristics:  $Z_{OUT}$  = 50 $\Omega$ , duty cycle  $\leq$ 1%.

Note 2: C<sub>L</sub> includes probe and jig capacitance.

#### **Voltage Waveforms**




**Test Table** 

TL/F/9755-12

Parameter	Output Under Test	Input	Connect to 5V		
t <sub>PLH</sub> and t <sub>PHL</sub>	Source Collectors	A and S1	B, C, D and S2		
		B and S1	A, C, D and S2		
tp <sub>LH</sub> , tp <sub>HL</sub> ,	Sink Output Y	C and S2	A, B, D and S1		
$t_{TLH}$ , $t_{THL}$ and $t_{S}$	Sink Output Z	D and S2	A, B, C and S1		

FIGURE 9. Switching Times


TL/F/9755-14



Note 1: The pulse generator has the following characteristics:  $Z_{OUT}=50\Omega_{\rm t}$  duty cycle  $\leq 1\%$ .

Note 2: CL includes probe and jig capacitance.






Test Table

Parameter	Output Under Test	Input	Connect to 5V	
t <sub>TLH</sub> and t <sub>THL</sub>	Source Output W	A and S1	B, C, D and S2	
	Source Output X	B and S1	A, C, D and S2	

FIGURE 10. Transition Times of Source Outputs



# **Applications**

#### **EXTERNAL RESISTOR CALCULATION**

A typical magnetic-memory word drive requirement is shown in Figure 11. A source-output transistor of one DS75325 delivers load current ( $I_L$ ). The sink-output transistor of another DS75325 sinks this current.

The value of the external pull-up resistor ( $R_{\text{ext}}$ ) for a particular memory application may be determined using the following equation:

$$R_{\text{ext}} = \frac{16 \left[ V_{\text{CC2(Min)}} - V_{\text{S}} - 2.2 \right]}{I_{\text{L}} - 1.6 \left[ V_{\text{CC2(Min)}} - V_{\text{S}} - 2.9 \right]} \tag{1}$$

where:  $R_{ovt}$  is in  $k\Omega$ .

 $V_{CC2(Min)}$  is the lowest expected value of  $V_{CC2}$  in volts,  $V_S$  is the source output voltage in volts with respect to ground,  $I_1$  is in mA.

The power dissipated in resistor  $R_{\text{ext}}$  during the load current pulse duration is calculated using Equation 2.

$$P_{\text{Rext}} \approx \frac{I_L}{16} \left[ V_{\text{CC2(Min)}} - V_{\text{S}} - 2 \right]$$
 (2)

where: PRext is in mW.

After solving for  $\rm R_{\rm ext}$ , the magnitude of the source collector current (I\_CS) is determined from Equation 3.

$$I_{\rm CS} \approx 0.94 I_{\rm L} \tag{3}$$

where: ICS is in mA.

As an example, let  $V_{CC2(Min)}=20V$  and  $V_L=3V$  while  $I_L$  of 500 mA flows. Using Equation 1:

$$R_{ext} = \frac{16 (20 - 3 - 2.2)}{500 - 1.6 (20 - 3 - 2.9)} = 0.5 \text{ k}\Omega$$


and from Equation 2:

$$P_{\text{Rext}} \approx \frac{500}{16} [20 - 3 - 2] \approx 470 \text{ mW}$$

The amount of the memory system current source ( $I_{CS}$ ) from Equation 3 is:

$$I_{CS} \approx 0.94 (500) \approx 470 \text{ mA}$$

In this example the regulated source-output transistor base current through the external pull-up resistor (R<sub>ext</sub>) and the source gate is approximately 30 mA. This current and I<sub>CS</sub> comprise I<sub>L</sub>.



TL/F/9755-15

Note 1: For clarity, partial logic diagrams of two DS55325s are shown.

Note 2: Source and sink shown are in different packages.

FIGURE 11. Typical Application Data