# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003



#### **Cautions**

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better
and more reliable, but there is always the possibility that trouble may occur with them. Trouble with
semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate
measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or
(iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

 $4 \text{ M SRAM} (512\text{-kword} \times 8\text{-bit})$ 



ADE-203-1210D (Z) Rev. 4.0 Aug. 5, 2002

### **Description**

The Hitachi HM62V8512C is a 4-Mbit static RAM organized 512-kword  $\times$  8-bit. It realizes higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). The device, packaged in a 525-mil SOP (foot print pitch width) or 400-mil TSOP TYPE II is available for high density mounting. The HM62V8512C is suitable for battery backup system.

#### **Features**

• Single 3.0 V supply: 2.7 V to 3.6 V

• Access time: 55 ns (max)

Power dissipation

— Active: 6.0 mW/MHz (typ)

— Standby: 2.4 μW (typ)

· Completely static memory. No clock or timing strobe required

Equal access and cycle times

• Common data input and output: Three state output


• Directly LV-TTL compatible: All inputs

· Battery backup operation

### **Ordering Information**

Type No.	Access time	Package
HM62V8512CLFP-5	55 ns	525-mil 32-pin plastic SOP (FP-32D)
HM62V8512CLFP-5SL	55 ns	_
HM62V8512CLTT-5	55 ns	400-mil 32-pin plastic TSOP II (TTP-32D)
HM62V8512CLTT-5SL	55 ns	_
HM62V8512CLRR-5	55 ns	400-mil 32-pin plastic TSOP II reverse (TTP-32DR)
HM62V8512CLRR-5SL	55 ns	


### **Pin Arrangement**



### **Pin Description**

Pin name	Function			
A0 to A18	Address input			
I/O0 to I/O7	Data input/output			
CS	Chip select			
ŌĒ	Output enable			
WE	Write enable			
V <sub>cc</sub>	Power supply			
V <sub>SS</sub>	Ground			

### **Block Diagram**



### **Function Table**

WE	CS	OE	Mode	V <sub>cc</sub> current	Dout pin	Ref. cycle
×	Н	×	Not selected	$I_{SB}, I_{SB1}$	High-Z	_
Н	L	Н	Output disable	I <sub>cc</sub>	High-Z	_
Н	L	L	Read	I <sub>cc</sub>	Dout	Read cycle
L	L	Н	Write	I <sub>cc</sub>	Din	Write cycle (1)
L	L	L	Write	I <sub>cc</sub>	Din	Write cycle (2)

Note: x: H or L

### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Power supply voltage	V <sub>cc</sub>	-0.5 to +4.6	V
Voltage on any pin relative to V <sub>ss</sub>	V <sub>T</sub>	$-0.5^{*1}$ to $V_{CC} + 0.5^{*2}$	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	-20 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-20 to +85	°C

Notes: 1.  $V_T$  min: -3.0 V for pulse half-width  $\leq 30$  ns.

2. Maximum voltage is 4.6 V.

### **Recommended DC Operating Conditions** (Ta = -20 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>cc</sub>	2.7	3.0	3.6	V
	V <sub>SS</sub>	0	0	0	V
Input high voltage	$V_{IH}$	2.0	_	$V_{cc}$ + 0.3	V
Input low voltage	V <sub>IL</sub>	-0.3* <sup>1</sup>	<del>_</del>	0.8	V

Note: 1.  $V_{IL}$  min: -3.0 V for pulse half-width  $\leq 30$  ns.

### **DC** Characteristics

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>	_	_	1	μΑ	$Vin = V_{SS}$ to $V_{CC}$
Output leakage current	I <sub>LO</sub>	_	_	1	μΑ	$\overline{\text{CS}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{WE}} = \text{V}_{\text{IL}}, \text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}}$
Operating power supply current: DC	I <sub>cc</sub>	_	5	10	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}},$ others = $\text{V}_{\text{IH}}/\text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0 \text{ mA}$
Operating power power supply current	I <sub>CC1</sub>	_	8	25	mA	$\label{eq:min_cycle} \begin{split} &\underset{\overline{CS}}{\text{Min cycle, duty}} = 100\% \\ &\overline{CS} = V_{\text{IL}}, \text{ others} = V_{\text{IH}}/V_{\text{IL}} \\ &I_{\text{I/O}} = 0 \text{ mA} \end{split}$
	I <sub>CC2</sub>	_	2	5	mA	$\begin{split} &\text{Cycle time} = 1 \; \mu\text{s}, \\ &\text{duty} = 100\% \\ &\text{I}_{\text{NO}} = 0 \; \text{mA}, \; \overline{\text{CS}} \leq 0.2 \; \text{V} \\ &\text{V}_{\text{IH}} \geq V_{\text{CC}} - 0.2 \; \text{V}, \\ &\text{V}_{\text{IL}} \leq 0.2 \; \text{V} \end{split}$
Standby power supply current: DC	I <sub>SB</sub>	_	0.1	0.3	mA	CS = V <sub>IH</sub>
Standby power supply current (1): DC	I <sub>SB1</sub>	_	0.5*2	20*2	μΑ	$\frac{\text{Vin} \ge 0 \text{ V,}}{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
		_	0.5*3	10* <sup>3</sup>	μΑ	-
Output low voltage	V <sub>oL</sub>	_	_	0.4	V	I <sub>OL</sub> = 2.1 mA
		_	_	0.2	V	I <sub>OL</sub> = 100 μA
Output high voltage	V <sub>OH</sub>	V <sub>cc</sub> - 0.2			V	$I_{OH} = -100  \mu A$
		2.4	_	_	V	I <sub>OH</sub> = -1.0 mA

Notes: 1. Typical values are at  $V_{cc} = 3.0 \text{ V}$ ,  $Ta = +25^{\circ}\text{C}$  and specified loading, and not guaranteed.

- 2. This characteristics is guaranteed only for L version.
- 3. This characteristics is guaranteed only for L-SL version.

### **Capacitance** (Ta = +25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit	Test conditions
Input capacitance*1	Cin	_	8	pF	Vin = 0 V
Input/output capacitance*1	C <sub>I/O</sub>	_	10	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = -20 to +70°C,  $V_{CC} = 2.7$  V to 3.6 V, unless otherwise noted.)

#### **Test Conditions**


• Input pulse levels: 0.4 V to 2.4 V

• Input rise and fall time: 5 ns

• Input timing reference levels: 1.4 V

• Output timing reference level: 1.4 V/1.4 V

• Output load: See figure (Including scope & jig)



HM62V8512C

### **Read Cycle**

		-5			
Parameter	Symbol	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	55	_	ns	
Address access time	t <sub>AA</sub>	_	55	ns	
Chip select access time	t <sub>co</sub>	_	55	ns	
Output enable to output valid	t <sub>oe</sub>	_	30	ns	
Chip selection to output in low-Z	t <sub>LZ</sub>	10	_	ns	2
Output enable to output in low-Z	t <sub>OLZ</sub>	5	_	ns	2
Chip deselection to output in high-Z	t <sub>HZ</sub>	0	20	ns	1, 2
Output disable to output in high-Z	t <sub>OHZ</sub>	0	20	ns	1, 2
Output hold from address change	t <sub>oH</sub>	10	_	ns	

#### Write Cycle

HM62V8512C	
-5	


		-5			
Parameter	Symbol	Min	Max	Unit	Notes
Write cycle time	t <sub>wc</sub>	55	_	ns	
Chip selection to end of write	t <sub>cw</sub>	50	_	ns	4
Address setup time	t <sub>AS</sub>	0	_	ns	5
Address valid to end of write	t <sub>AW</sub>	50	_	ns	
Write pulse width	t <sub>wP</sub>	40	_	ns	3, 12
Write recovery time	t <sub>wR</sub>	0	_	ns	6
WE to output in high-Z	t <sub>wHZ</sub>	0	20	ns	1, 2, 7
Data to write time overlap	t <sub>DW</sub>	25	_	ns	
Data hold from write time	t <sub>DH</sub>	0	_	ns	
Output active from output in high-Z	t <sub>ow</sub>	5	_	ns	2
Output disable to output in high-Z	t <sub>OHZ</sub>	0	20	ns	1, 2, 7

Notes: 1.  $t_{HZ}$ ,  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.


- 2. This parameter is sampled and not 100% tested.
- 3. A write occurs during the overlap (t<sub>WP</sub>) of a low \(\overline{CS}\) and a low \(\overline{WE}\). A write begins at the later transition of \(\overline{CS}\) going low or \(\overline{WE}\) going low. A write ends at the earlier transition of \(\overline{CS}\) going high or \(\overline{WE}\) going high. t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 4. t<sub>CW</sub> is measured from  $\overline{\text{CS}}$  going low to the end of write.
- 5.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 6.  $t_{WR}$  is measured from the earlier of  $\overline{WE}$  or  $\overline{CS}$  going high to the end of write cycle.
- 7. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
- 8. If the  $\overline{\text{CS}}$  low transition occurs simultaneously with the  $\overline{\text{WE}}$  low transition or after the  $\overline{\text{WE}}$  transition, the output remain in a high impedance state.
- 9. Dout is the same phase of the write data of this write cycle.
- 10. Dout is the read data of next address.
- 11. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
- 12. In the write cycle with  $\overline{OE}$  low fixed,  $t_{WP}$  must satisfy the following equation to avoid a problem of data bus contention.  $t_{WP} \ge t_{DW}$  min +  $t_{WHZ}$  max

### **Timing Waveforms**


### Read Timing Waveform $(\overline{WE}=V_{IH})$



### Write Timing Waveform (1) (OE Clock)



### Write Timing Waveform (2) $(\overline{OE} Low Fixed)$




### **Low V**<sub>CC</sub> **Data Retention Characteristics** ( $Ta = -20 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions*3
V <sub>cc</sub> for data retention	$V_{DR}$	2	_	_	V	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, Vin} \ge 0 \text{ V}$
Data retention current	I <sub>CCDR</sub>	_	0.5*4	20*1	μΑ	$\frac{V_{CC}}{CS}$ = 3.0 V, Vin $\geq$ 0 V $\frac{V_{CC}}{CS} \geq V_{CC} - 0.2 \text{ V}$
		_	0.5*4	10*2	μΑ	_
Chip deselect to data retention time	t <sub>CDR</sub>	0	_	_	ns	See retention waveform
Operation recovery time	t <sub>R</sub>	t <sub>RC</sub> *5	_	_	ns	_

Notes: 1. For L-version and 10  $\mu$ A (max.) at Ta = -20 to +40°C.


- 2. For L-SL-version and 3  $\mu$ A (max.) at Ta = -20 to +40°C.
- 3.  $\overline{\text{CS}}$  controls address buffer,  $\overline{\text{WE}}$  buffer,  $\overline{\text{OE}}$  buffer, and Din buffer. In data retention mode, Vin levels (address,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ , I/O) can be in the high impedance state.
- 4. Typical values are at  $V_{cc}$  = 3.0 V, Ta = +25°C and specified loading, and not guaranteed.
- 5.  $t_{RC}$  = read cycle time.

### Low $V_{CC}$ Data Retention Timing Waveform ( $\overline{CS}$ Controlled)




### **Package Dimensions**

#### HM62V8512CLFP Series (FP-32D)




### Package Dimensions (cont.)

### HM62V8512CLTT Series (TTP-32D)



### Package Dimensions (cont.)

#### HM62V8512CLRR Series (TTP-32DR)



#### Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

### ITACH

Semiconductor & Integrated Circuits Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: (03) 3270-2111 Fax: (03) 3270-5109

HRI http://www.hitachisemiconductor.com/

#### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive San Jose, CA 95134 Tel: <1> (408) 433-1990 Maidenhead

Hitachi Europe Ltd. Electronic Components Group Whitebrook Park Lower Cookham Road Fax: <1>(408) 433-0223 Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 585200

> Hitachi Europe GmbH Electronic Components Group Dornacher Strasse 3 D-85622 Feldkirchen Postfach 201, D-85619 Feldkirchen Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00 Singapore 049318 Tel: <65>-6538-6533/6538-8577 Fax: <65>-6538-6933/6538-3877 URL: http://semiconductor.hitachi.com.sg Tel: <852>-2735-9218
Fax: <852>-2730-0281

Hitachi Asia Ltd (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road Hung-Kuo Building Taipei (105), Taiwan Tel: <886>-(2)-2718-3666

Fax: <886>-(2)-2718-8180 Telex: 23222 HAS-TP URL: http://www.hitachi.com.tw

Copyright Hitachi, Ltd., 2002. All rights reserved. Printed in Japan. Colophon 6.0

URL: http://semiconductor.hitachi.com.hk

Hitachi Asia (Hong Kong) Ltd.

7/F North Tower

World Finance Centre.

Harbour City, Canton Road

Group III (Electronic Components)

Tsim Sha Tsui, Kowloon Hong Kong

