						j					R	EVI	SIO	NS							
						Ī	.TR			DESC	RIPT	ION				DA	TE		APF	PRO	VE
								_				•									
								,							I				-		
												1.	, , , , , , , , , , , , , , , , , , ,								
							,						) * -	. •							
				. ,		1.4		٠.													
																		-			
REV					H		<b>I</b>	F						<b>I</b>							
REV PAGE REV STA	Tus	REV	H																		
PAGE		REV	ES	1	2	3 4	5	6	7 8	9 10	11			_	_	_					
PAGE REV STA	S	PAGI	ES	_	PRE	PARE			7 8	9 10	_			_	_	_	- R		W		1(
PAGE REV STATOF PAGE Defense E Supply Ce	Silectro	PAGI	ES	ľ	PRE	PARE	D В <i>Q</i> .	Y Pi	7 8	9 10	M	IIL	IT	AF	łΥ	D	R	Ause	w by		1(
PAGE REV STA OF PAGE Defense E	Silectro	PAGI	ES	ľ	PRE	PARE	D В <i>Q</i> .	Y Pi	7 8	9 10	M Thi	s dra		AF is a	Y vails	D ible	R	A use of	W by the		10
PAGE REV STA' OF PAGE Defense E Supply Ce Dayton, Of	S lectro inter hio	PAGI	ES		SHE	PARE CKET	D B	Po	7 8	9 10	Thi all De	s dra Depa partm	awing artmer ent o	is ants a	Y vaila nd A	D able Agen	for cies	use of	the		10
PAGE REV STATOF PAGE Defense E Supply Ce	lectro inter hio	PAGI	ES		SHE	PARE	D B	Po	7 8	9 10	Thi all De	s dra Depa partm	.IT	is a ants a of Def	vailand Afense	Dable Agenda	for cies	use of	the		10
PAGE REV STA' OF PAGE Defense E Supply Ce Dayton, Of	ilectro inter hio	PAGI	ES		SHE	CREE COL	D B  A.  D /B  D /B	Po	ENT.		Thi all De Ti <sup>1</sup> 80 M0	s dra Departm Partm -BIT NOLI	awing artmer ent o	is and the second of Def	vails nd A ense RCUIT PROU	Dable Agend	for cies DIG OR	use of ITA EXT	the L HIENS	MOS ION	1(


DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

DESC FORM 193

MAY 86



- 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
  - 1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Frequency
01	80287-10	80-bit HMOS numeric processor extension	10 MHz
02	80287-8	80-bit HMOS numeric processor extension	8 MHz
03	80287-6	80-bit HMOS numeric processor extension	6 MHz

1.2.2 <u>Case outline</u>. The case outline shall be as designated in appendix  ${\tt C}$  of MIL-M-38510, and as follows:

Outline letter

Case outline

Q

D-5 (40-lead, 9/16" x 2 1/16"), dual-in-line package

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE CODE IDENT. NO. DWG NO. 14933 5962-				85133		
		REV		PAGE	2		



2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

**SPECIFICATION** 

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
  - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.2 Logic diagram. The logic diagram shall be as specified on figure 2.
  - 3.2.3 Case outline. The case outline shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

	SIZE	CODE IDENT. NO.	DWG NO.			
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	Α	14933	5962-85133	62-85133		
		REV	PAGE	3		

			<del></del>	<b>Y</b>	<del></del>	<del></del> . ,		_,			<del>, ,</del>	
	TABL	E I. <u>Ele</u>	ctrical po	erforma	nce chara	cte	risti	cs.				
Test							oup A		evice	Li	mits	Unit
	   	10,	55 C ( CC = 5.0	V ±5%	·	542   	ogrou		'Aha	Min	Max	
Input low voltage	I VIL					1,	, 2,	3	All	5	.8	٧
Input high voltage	ί Λ <sup>IH</sup>					1,	2,	3	All	2.0	V <sub>CÇ</sub> ,5	٧
Clock input low voltage: CKM = 1 CKM = 0	VILC					1,	2,	3	A11	2.0	Vcc+1 Vcc+1	٧
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 0.3	3 mA			1,	, 2,	3	A11		.45	٧
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -40	Αμ Ο			1,	2,	3	A11	2.4		٧
Input leakage current	ILI	O A < AIV	ı ≤ V <sub>CC</sub>			1,	2,	3	All		*10	μА
Output leakage current	I I <sub>LO</sub>	.45 V <u>&lt;</u> \	OUT ≤ VCC	;		1,	2,	3	A11		±10	μА
Power supply current	Icc	  T <sub>C</sub> = -55°	`c				3	i	A11		<b>6</b> 00	mА
Input capacitance	CIN	  FC = 1 M   See 4.3.1					4	i	A11		10	рF
Input/output capacitance (DO-D15)		  FC = 1 MH  See 4.3.1					4	1	A11	1	20	рF
	CCLK	  FC = 1 MH  See 4.3.1				 	4	i i	A11	   	12	pF
CLK period CKM = 1 CKM = 0	t <sub>CLCL</sub>			1/		   9,         	10,		01 02 03 01 02 03	166 40	500     500     500     500     166     166	ns
CLK low time CKM = 1 CKM = 0	t <sub>CLCH</sub>	at 0.8		1/		9,	10,	     	01 02 03 01	68 100 11	343 343 343 146	ns
See footnotes at end of	table.	1	<del> </del>			<u> </u>		102	, 03	15	146	
MILITARY DI			SIZE	1	1933	NO.	DY	IG N	o. 62-85	133		
DAYTON, O		VEHIER			REV				PA	ĢE 4	1	

TA	BLE I.	Electrical performance characte	ristics - Cor	tinued.			
Test	Symbol	Conditions		  Device	l Lis	nits	   Unit
	   	$T_{C} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0 \text{ V } \pm 5\%$	subgroups   	type	l Min	Max	
CLK high time CKM = 1	t <sub>CHCL</sub>	1/   at 2.0 V	9, 10, 11	01 02 03	43	    230  230  230	l ns
CKM = 0	 	at 3.6 V		01	18	151 151	-   
CLK rise time	¢с <u>н</u> јсн2	1.0 V to 3.6 V if CKM = 1 1/	9, 10, 11	i A11		10	ns
CLK fall time	tcl2CL1	3.6 V to 1.0 V if CKM = 1	9, 10, 11	   A11 	 	10 	ns
Data setup to NPWR inactive	t <sub>DVWH</sub>	1/	9, 10, 11	A11	75 		l ns
Data hold from NPWR inactive	twHDX	1/	9, 10, 11	01, 02 03	18 30	 	ns
NPWR, NPRD active time	twlwh trlrh	at 0.8 V <u>1</u> /	9, 10, 11	01, 02 03	90   95 	   	ns
Command valid to NPWR or NPRD active	tavrl tavwl	1/	9, 10, 11	! ! All !	)   	   	ns
Minimum delay from PEREQ active to NPRD active	i I t <sub>MHRL</sub> I	1/	9, 10, 11	   01  02,03 	   100   130 	 	ns
PEACK active time	i tкікн	at 0.8 V <u>1</u> /	9, 10, 11	01 02,03	60 85	 	ns
PEACK inactive time	t <sub>KHKL</sub>	at 2.0 V <u>1</u> /	9, 10, 11	01 02,03	   200   250		ns
PEACK inactive to NPWR, NPRD inactive	tkHCH	1/	9, 10, 11	01, 02	40   50	   	ns
NPWR, NPRO inactive to PEACK active	tCHKL	1/	9, 10, 11	A11	-30	<u> </u>	ns
	ı	i e	1	ı	ı	i .	1

See footnotes at end of table.

Command hold from | twhax trhax

MILITARY DRAWING	SIZE A	CODE IDENT. NO. 14933	DWG NO. 5962-85133	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	PAGE	5

1/

9, 10, 11 01

22

102, 03 | 30

ns

	1	
	1	
•	٠	_
7		•

		Electrical performance charact		1	1		
Test	  Symbol 	Conditions T <sub>C = -55°C to +125°C</sub> V <sub>CC = 5.0 V ±5%</sub>	Group A  subgroups	Device type	1	mits	Unit
	<b> </b> 	V <sub>CC</sub> = 5.0 V ±5%			Min	Max	
PEACK active setup to NPWR, NPRD active	tklcl	<u>1</u> /	9, 10, 11	01, 02 03	   40   50 		ns
NPWR, NPRO to CLK setup time	t <sub>IVCL</sub>	<u>1</u> / <u>3</u> /	9, 10, 11	01 02,03	l 53 l 70		ns
NPWR, NPRD from CLK hold time	t <sub>CLIH</sub>	1/ 3/	9, 10, 11	01 02,03	37 45	 	ns
RESET to CLK setup	trscl	1/ 3/	9, 10, 11	A11	20		ns
RESET from CLK hold time	t <sub>CLRS</sub>	1/ 3/	9, 10, 11	   A11 	20		ns
NPRD inactive to data float	t <sub>RHQZ</sub>	1/4/	9, 10, 11	l   01   02   03	 	25 35 37.5	ns
NPRD active to data valid	t <sub>RLQV</sub> 5/	   DO-D15 loading:   C <sub>L</sub> = 100 pF <u>1</u> /	9, 10, 11	   All 	   	60	ns
ERROR active to BUSY inactive			9, 10, 11	   A11 	10ປ 		ns
NPWR active to BUSY active	t <sub>WLBV</sub> 5/		9, 10, 11	A11		100	ns
PEACK active to PEREQ inactive		On last data transfer of numeric instruction $\underline{1}/$	9, 10, 11	A11	!   	127	ns

See footnotes at end of table.

MILITARY DRAWING	SIZE	14933	DWG NO. 5962-85	133
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	PAG	GE <sup>6</sup>

T	ABLE I.	Electrical perfor	mance charact	eristics - Cor	itinued.			
Test	  Symbol	l Condit	ions		Device	<u>Li</u> ı	nits	Unit
	1 1 1	T <sub>C</sub> = -55°C	to +125 C 0 V ±5%	subgroups	l type   	Min	Max	 
Command inactive time	t <sub>CMDI</sub>	at 2.0 V	1/	9, 10, 11			[	ns
Write-to-write		 			01   02, 03	75 95		
Read-to-read		 		i   	01 02, 03	75 95		
Write-to-read	 	[     		i     	01 02, 03	75 95	 	
Read-to-write	i ! !			<u> </u>	01 02, 03	75 95		
Data hold from NPRD inactive	t <sub>RHQH</sub>	  DO-D15 loading	<u>1</u> /	9, 10, 11	A11	   3   	 	ns

See figures 3 and 4.

Guaranteed if not tested.


This is an asynchronous input. This specification is given for testing purposes only, to assure recognition at a specific CLK edge.

Float condition occurs when output current is less than  $I_{L0}$  on DO-D15. Due to test equipment limitations, actual tested values may differ from those specified, but specified values are guaranteed.

#### 4. QUALITY ASSURANCE PROVISIONS

- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test (method 1015 of MIL-STD-883).
    - (1) Test condition A. B. C. or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MILITARY DRAWING	SIZE A	14933	DWG NO. 5962-85133		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	PAGE	7	



MIL-STD-883 test requirements	Subgroups     (per method     5005, table I)
Interim electrical parameters   (method 5004)	
Final electrical test parameters   (method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
Group A test requirements   (method 5005) 	   1, 2, 3, 7,
Groups C and 9 end-point   electrical parameters   (method 5005)	2, 8(Hot), 10   
Additional electrical subgroups   for group C periodic   inspections	

<sup>\*</sup>PDA applies to subgroups 1 and 7.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

## 4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 ( $C_{IN}$ ,  $C_{O}$ , and  $C_{CLK}$  measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance.


# 4.3.2 Groups C and D inspections.


- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
  - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
  - (2)  $T_A = +125$ °C, minimum.
  - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.


### 5. PACKAGING


5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.


MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE	CODE IDENT. NO.	DWG NO		
	A	14933	590	62-85133	
		REV		PAGE	8











(Reset, NPWR, NPRD are inputs asynchronous to CLK. Timing requirements on this page are given for testing purposes only to assure recognition at a specific CLK edge). CLK, RESET TIMING (CKM = 1) Ø 1  $\varphi_1$ Ø2 ø2 (IF CKM = 1) <sup>t</sup>IVCL tcLIH -RESET CLK, NPRD, NPWR TIMING (CKM = 1) Ø1 Ø2 Ø 1 Ø2 (IF CKM = 1)H t IVCL ■<sup>t</sup>cLIH NPRD. CLK, RESET TIMING (CKM = 0) PHASE INDETERMINATE **\$**2 Ø2 Ø 1 CLK (IF CKM = 0)<sup>t</sup>IVCL RSCL CLIH\* <sup>t</sup>CLRS RESET NOTE: Reset must meet timing shown to guarantee known phase of internal -3 circuit. CLK, NPRD, NPWR TIMING (CKM = 0)  $\emptyset_1$ Ø 2 CLK (IF CKM = 0)CLIH <sup>t</sup>IVCL NPRD, NPWR FIGURE 4. Waveforms - Continued. CODE IDENT. NO. DWG NO. SIZE **MILITARY DRAWING** 5962-85133 14933 Α **DEFENSE ELECTRONICS SUPPLY CENTER** 14 **DAYTON, OHIO** PAGE REV **DESC FORM 193A FEB 86** 

### 6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.
  - 6.4 Pin descriptions. Pin descriptions and functions are as follows:

Symbols	Туре	Name and function			
CLK	I	Clock input: This clock provides the basic timing for internal device operations. Special MOS level inputs are required.			
CKM	I	Clock mode signal: Indicates whether CLK is to be divided by 3 or used directly. A high input will cause CLK to be used directly. This input may be connected to VCC or VSS as appropriate. This input must be either high or low 20 CLK cycles before RESET goes low.			
RESET	I	System reset: Causes the device to immediately terminate its present activity and enter a dormant state. RESET is required to be high for more than 4 device CLK cycles. For proper initialization the high-low transition must occur no sooner than 50 $\mu s$ after $V_{CC}$ and CLK meet their dc and ac specifications.			
D15-D0	1/0	Data: 16-bit bidirectional data bus. Inputs to these pins may be applied asynchronous to the device clock.			
BUSY	0	Busy status: Asserted by the device to indicate that it is currently executing a command.			
ERROR	0	Error status: Reflects the ES bit of the status word. This signal indicates that an unmasked error condition exists.			
PEREQ	0	Processor extension data channel operand transfer request: A high on this output indicates that the device is ready to transfer data. PEREQ will be disabled upon assertion of PEACK or upon actual data transfer, whichever occur first, if no more transfers are required.			
PEACK	I	Processor extension data channel operand transfer acknowledge: Acknowledges that the request signal (PEREQ) has been recognized. Will cause the request (PEREQ) to be withdrawn in case there are no more transfers required. PEACK may be asynchronous to the device clock.			

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	14933	DWG NO. 5962-85133	
		REV	PAGE	15

Symbols	Туре	Name and function				
NPRD	I	Numeric processor read: Enables transfer of data from the device. This input may be asynchronous to the device clock.				
NPWR	I	Numeric processor write: Enables transfer of data to the device. This input may be asynchronous to the device clock.				
NPSI, NPS2	I	Numeric processor selects: Indicates the CPU is performing an ESCAPE instruction. Concurrent assertion of these signals (i.e., NPSI is low and NPS2 is high) enables the device to perform floating point instructions. No data transfers involving the device will occur unless the device is selected via these lines. These inputs may be asynchronous to the device clock.				
CMD1, CMD0	I	Command lines: These along with select inputs, allow the CPU to direct the operation of the device.  These inputs may be asynchronous to the device clock.				
CLK286	I	CPU clock: This input provides a sampling edge for the device inputs $\overline{S1}$ , $\overline{S0}$ , COD/INTA, READY, and HLDA. It must be connected to the central processor CLK input.				
S1, SO COD/INTA	I	Status: These inputs must be connected to the corresponding device pins.				
HLDA I	I	Hold acknowledge: This input informs the device when the central processor controls the local bus. It must be connected to the central processor HLDA output.				
READY	I	Ready: The end of a bus cycle is signaled by this input. It must be connected to the central processor READY input.				
V <sub>SS</sub>	I	System ground, both pins must be connected to ground.				
V <sub>CC</sub>	I	+5 V supply.				

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	14933	DWG NO. 5962-85133		
		REV		PAGE	16

6.5 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor   CAGE   number	Vendor   similar part   number <u>1</u> /	Replacement  military specification    part number
5962-8513301QX	34649	MD80287-10/B	
5962-8513302QX	34649	MD80287-8/B	
5962-8513303QX	34649	MD80287-6/B	
	l 	l 	

 $\frac{1}{a}$  Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number 34649 Vendor name and address

Intel Corporation 5000 W. Williams Field Road Chandler, AZ 85224

MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO

SIZE CODE IDENT. NO. DWG NO. 5962-85133

REV PAGE 17