

# 10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; damping resistor; 3-state

**74LVC2821A  
74LVCH2821A**

## FEATURES

- 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic.
- Supply voltage range of 2.7 V to 3.6 V
- In accordance with JEDEC standard no. 8-1A.
- Inputs accept voltages upto 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- 8-bit positive edge-triggered register
- Independent register and 3-state buffer operation
- Flow-through pin-out architecture
- Bushold on all data inputs (LVCH2821A only).
- Integrated 30Ω damping resistor.

## DESCRIPTION

The 74LVC(H)2821A is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 V or 5 V devices. In 3-state operation, outputs can handle 5 V. This feature allows the use of these devices as translators in a mixed 3.3 V/5 V environment. The 74LVC(H)2821A is a 10-bit D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) and an output enable ( $\overline{OE}$ ) input are common to all flip-flops. The ten flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition. When  $\overline{OE}$  is LOW, the contents of the ten flip-flops is available at the outputs.

## QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25^{\circ}\text{C}$ ;  $t_r = t_f \leq 2.5\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
$t_{PHL}/t_{PLH}$	propagation delay CP to $Q_n$	$C_L = 50\text{ pF}$ $V_{cc} = 3.3\text{ V}$	4.8	ns
$f_{max}$	maximum clock frequency		150	MHz
$C_i$	input capacitance		5.0	pF
$C_{PD}$	power dissipation capacitance per flip-flop	notes 1 and 2	28	pF

### Notes to the quick reference data

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):  

$$P_D = C_{PD} \times V_{cc}^2 \times f_i + \sum (C_L \times V_{cc}^2 \times f_o)$$
 where:  
 $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  
 $f_o$  = output frequency in MHz;  $V_{cc}$  = supply voltage in V;  
 $\sum (C_L \times V_{cc}^2 \times f_o)$  = sum of outputs.
2. The condition is  $V_i = \text{GND}$  to  $V_{cc}$ .

## ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LVC(H)2821AD	24	SO24	plastic	SOT137-1
74LVC(H)2821ADB	24	SSOP24	plastic	SOT340-1
74LVC(H)2821APW	24	TSSOP24	plastic	SOT355-1






## PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	$\overline{OE}$	output enable input (active LOW)
2, 3, 4, 5, 6, 7, 8, 9, 10, 11	$D_0$ to $D_9$	data inputs
23, 22, 21, 20, 19, 18, 17, 16, 15, 14	$Q_0$ to $Q_9$	3-state flip-flop outputs
12	GND	ground (0 V)
13	CP	clock input (LOW-to-HIGH, edge-triggered)
24	$V_{cc}$	positive supply voltage

When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

**10-bit D-type flip-flop with 5-volt tolerant  
inputs/outputs; damping resistor; 3-state**

**74LVC2821A  
74LVCH2821A**



**10-bit D-type flip-flop with 5-volt tolerant  
inputs/outputs; damping resistor; 3-state**
**74LVC2821A  
74LVCH2821A**
**FUNCTION TABLE**

OPERATING MODES	INPUTS			INTERNAL FLIP-FLOPS	OUTPUTS $Q_0$ to $Q_9$
	$\overline{OE}$	CP	$D_n$		
load and read register	L L	↑ ↑	I h	L H	L H
load register and disable outputs	H H	↑ ↑	I h	L H	Z Z
hold	L	H or L	X	NC	NC

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

Z = high impedance OFF-state

↑ = LOW-to-HIGH clock transition

NC = no change

**DC CHARACTERISTICS FOR 74LVC(H)2821A**

For the DC characteristics see chapter "LVC(H)-A family characteristics", section "Family specifications".

**AC CHARACTERISTICS FOR 74LVC(H)2821A**GND = 0 V;  $t_r = t_f \leq 2.5$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)			UNIT	TEST CONDITIONS		
		-40 to +85				V <sub>cc</sub> (V)	WAVEFORMS	
		MIN.	TYP.	MAX.				
$t_{PHL}/t_{PLH}$	propagation delay CP to $Q_n$	— — —	— — —	— 9.0 8.0	ns	1.2 2.7 3.0 to 3.6	Figs 6, 9	
$t_{PZH}/t_{PZL}$	3-state output enable time OE to $Q_n$	— — —	— — —	— 9.5 9.0	ns	1.2 2.7 3.0 to 3.6	Figs 7, 9	
$t_{PHZ}/t_{PLZ}$	3-state output disable time OE to $Q_n$	— — —	— — —	— 8.5 8.0	ns	1.2 2.7 3.0 to 3.6	Figs 7, 9	
$t_w$	clock pulse width HIGH or LOW	5.0 5.0	3.0 3.0*	— —	ns	2.7 3.0 to 3.6	Fig.6	
$t_{su}$	set-up time $D_n$ to CP	1.0 1.0	0.3 0.3*	— —	ns	2.7 3.0 to 3.6	Fig.8	
$t_h$	hold time $D_n$ to CP	1.0 1.0	-0.2 -0.2*	— —	ns	2.7 3.0 to 3.6	Fig.8	
$f_{max}$	maximum clock pulse frequency	— 75	— 150*	— —	MHz	2.7 3.0 to 3.6	Fig.6	

Notes: All typical values are measured at T<sub>amb</sub> = 25 °C.\* Typical values are measured at V<sub>cc</sub> = 3.3 V.

# 10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; damping resistor; 3-state

74LVC2821A  
74LVCH2821A

## AC WAVEFORMS




Fig.6 Waveforms showing the clock (CP) to output ( $Q_n$ ) propagation delays, the clock pulse width and the maximum clock pulse frequency.




Fig.7 Waveforms showing the 3-state enable and disable times.




Fig.8 Waveforms showing the data set-up and hold times for the  $D_n$  input to the CP input.

### Note to Fig.8:

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig.9 Load circuitry for switching times.

- Notes:**
- (1)  $V_M = 1.5 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$   
 $V_M = 0.5 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$
  - (2)  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load
  - (3)  $V_X = V_{OL} + 0.3 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$   
 $V_X = V_{OL} + 0.1 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$
  - (4)  $V_Y = V_{OH} - 0.3 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$   
 $V_Y = V_{OH} - 0.1 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$