

BICMOS STATIC RAM 288K (32K x 9-BIT)

PRELIMINARY IDT71B259

FEATURES:

- 32K x 9 advanced high-speed BiCMOS static RAM
- Equal access and cycle times
- Commercial: 10/12/15ns
- · Two Chip Selects plus one Output Enable pin
- · Bidirectional inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- · Available in 32-pin plastic SOJ package


DESCRIPTION:

The IDT71B259 is a 288K high-speed static RAM organized as $32K \times 9$. It is fabricated using IDT's high-perfomance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71B259 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns available. All inputs and outputs of the IDT71B259 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refresh are required for operation.

The IDT71B259 is packaged in a 32-pin 300 mil plastic SOJ package.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE


SEPTEMBER 1992

@1992 Integrated Device Technology, Inc.

7.8~/

DSC-1106/-

PIN CONFIGURATION



SOJ TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
V тЕЯМ ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	, C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
lout	DC Output Current	50	mA

NOTES:

2896 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V

TRUTH TABLE(1,2)

	INP	JTS			
WE	CS1	CS2	OE	I/O	FUNCTION
Х	Н	Х	Х	High-Z	Deselected-Standby (ISB)
Х	VHC ⁽³⁾	Х	Х	High-Z	Deselected-Standby (ISB1)
Х	Х	L	Х	High-Z	Deselected-Standby (ISB)
Х	Χ	$VLC^{(3)}$	Х	High-Z	Deselected-Standby (ISB1)
Н	L	Ι	Η	High-Z	Outputs Disabled
Н	L	I	L	DOUT	Read Data
L	L	Ι	Х	DIN	Write Data

NOTES:

- 1. $H = V_{IH}$, $L = V_{IL}$, X = Don't care.
- 2. VLC = 0.2V, VHC = VCC -0.2V.
- Other inputs ≥VHC or ≤VLC.

CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$

Symbol	Parameter ⁽¹⁾	Max.	Unit
CIN	Input Capacitance	6	pF
C 1/0	I/O Capacitance	7	pF

NOTE

2896 tbl 03

This parameter is guaranteed by device characterization, but is not production tested.

RECOMMENDED DC OPERATING CONDITIONS

00110110110								
Symbol	Parameter	Min.	Тур.	Unit				
Vcc	Supply Voltage	4.5	5.0	5.5	٧			
GND	Supply Voltage	0	0	0	٧			
ViH	Input High Voltage	2.2	_	Vcc+0.5	V			
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V			

NOTE:

2896 tht 01

2896 tbl 04

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

DC ELECTRICAL CHARACTERISTICS

 $VCC = 5.0V \pm 10\%$

				IDT71B259		
Symbol	Parameter	Test Condition	Min.	Max.	Unit	
[lu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	5	μА	
llo	Output Leakage Current	Vcc = Max., CS1 = ViH, CS2 = ViL, Vout = GND to Vcc	T -	5	μΑ	
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.	T -	0.4	٧	
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4	_	V	

2896 tbl 05

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

		71B2	59S10	71B2	59S12	71B25	9S15	
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
Icc	Dynamic Operating Current, CS2 ≥ V _{IH} and CS1 ≤ V _{IL} , Outputs Open, Vcc = Max., f = f _{MAX} ⁽²⁾	175	_	170	_	165	_	mA
ISB	Standby Power Supply Current (TTL Level) CS1 ≥ VIH or CS2 ≤ VIL, Outputs Open, VCC = Max., f = fMax ⁽²⁾	55	_	50	-	45		mA
ISB1	Full Standby Power Supply Current (CMOS Level) $\overline{CS1} \ge V$ Hc or CS2 $\le V$ Lc, Outputs Open, V CC = Max., $f = 0^{(2)}$, V IN $\le V$ LC or V IN $\ge V$ HC	50	_	35	_	35	_	mA

NOTES:

1.All values are maximum guaranteed values.

2896 tbl 06

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V			
Input Rise/Fall Times	3ns			
Input Timing Reference Levels	1.5V			
Output Reference Levels	1.5V			
AC Test Load	See Figures 1, 2, and 3			

2896 tbl 07

2896 drw 03





Figure 1. AC Test Load



*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)




Figure 3. Lumped Capacitive Load, typical Derating


^{2.}fmax = 1/tnc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, Commercial Temperature Range)


		71B2	71B259S10 71B259S12			71B25	9515	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle								
trc	Read Cycle Time	10		12	_	15	_	ns
taa	Address Access Time	_	10		12	_	15	ns
tacs	Chip Select Access Time		10	_	12	_	15	ns
tcLZ ⁽¹⁾	Chip Select to Output in Low-Z	3	_	3	_	3	_	ns
tcHZ ⁽¹⁾	Chip Deselect to Output in High-Z	0	5	0	6	0	7	ns
toe	Output Enable to Output Valid		5		6	_	7	ns
tolz ⁽¹⁾	Output Enable to Output in Low-Z	1	_	1		1		ns
tonz ⁽¹⁾	Output Disable to Output in High-Z	0	5	0	6	0	7	ns
tон	Output Hold from Address Change	3	_	3		3		ns
teu ⁽¹⁾	Chip Select to Power Up Time	0	_	0	_	0		ns
tPD ⁽¹⁾	Chip Deselect to Power Down Time	_	10	_	12	_	15	ns
Write Cycle		· · · · · ·						-
two	Write Cycle Time	10	_	12		15	_	ns
taw	Address Valid to End of Write	9		9	_	10	_	ns
tcw	Chip Select to End of Write	9	_	9		10		ns
tas	Address Set-up Time	0		0		0	_	ns
twp	Write Pulse Width	9	_	9	_	10	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to to End of Write	7	_	8	_	8	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	ns
tow ⁽¹⁾	Output Active from End of Write	3	_	3	_	3	_	ns
twHZ ⁽¹⁾	Write Enable to Output in High-Z	0	5	0	6	0	7	ns

1. This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 1(1)



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




NOTES:


- WE is HIGH for Read Cycle.
- Device is continuously selected, CS1 is LOW, CS2 is HIGH.
- Address must be valid prior to or coincident with the later of CS1 transition LOW and CS2 transition HIGH; otherwise tax is the limiting parameter.
- OE is LOW. 4.
- 5. Transition is measured ±200mV from steady state.

7

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 5, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS1 AND CS2 CONTROLLED TIMING)(1, 2, 5)



NOTES:

- 1. WE must be HIGH, CS1 must be HIGH, or CS2 must be LOW during all address transitions.
- 2. A write occurs during the overlap of a LOW CS1, HIGH CS2, and a LOW WE.
- 3. twn is measured from the earlier of CS1 or WE going HIGH or CS2 going LOW to the end of the write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CST LOW transition or the CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state. CS1 and CS2 must both be active during the tow period.
- 6. Transition is measured ±200mV from steady state.
- 7. OE is continuously HIGH. During a WE controlled write cycle with OE LOW, two must be greater than or equal to twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is the specified two.

ORDERING INFORMATION

