



Integrated Device Technology, Inc.

## BiCMOS STATIC RAM 288K (32K x 9-BIT)

PRELIMINARY  
IDT71B259

### FEATURES:

- 32K x 9 advanced high-speed BiCMOS static RAM
- Equal access and cycle times
  - Commercial: 10/12/15ns
- Two Chip Selects plus one Output Enable pin
- Bidirectional inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Available in 32-pin plastic SOJ package


### DESCRIPTION:

The IDT71B259 is a 288K high-speed static RAM organized as 32K x 9. It is fabricated using IDT's high-performance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71B259 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns available. All inputs and outputs of the IDT71B259 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refresh are required for operation.

The IDT71B259 is packaged in a 32-pin 300 mil plastic SOJ package.

### FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE


SEPTEMBER 1992

©1992 Integrated Device Technology, Inc.

7.8~1

DSC-1106-  
1

PIN CONFIGURATION



SOJ  
TOP VIEW

TRUTH TABLE<sup>(1,2)</sup>

INPUTS				I/O	FUNCTION
WE	CST	CS2	OE		
X	H	X	X	High-Z	Deselected–Standby (ISB)
X	V <sub>HC</sub> <sup>(3)</sup>	X	X	High-Z	Deselected–Standby (ISB1)
X	X	L	X	High-Z	Deselected–Standby (ISB)
X	X	V <sub>LC</sub> <sup>(3)</sup>	X	High-Z	Deselected–Standby (ISB1)
H	L	H	H	High-Z	Outputs Disabled
H	L	H	L	DOUT	Read Data
L	L	H	X	DIN	Write Data

- NOTES:
- H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't care.
  - V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V.
  - Other inputs ≥ V<sub>HC</sub> or ≤ V<sub>LC</sub>.
- 2896 tbl 01

DC ELECTRICAL CHARACTERISTICS

V<sub>CC</sub> = 5.0V ± 10%

Symbol	Parameter	Test Condition	IDT71B259		Unit
			Min.	Max.	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND to V <sub>CC</sub>	—	5	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max., $\overline{\text{CS1}}$ = V <sub>IH</sub> , CS2 = V <sub>IL</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	—	5	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4	—	V

2896 tbl 05

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Com'l.	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

- NOTES:
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
  - V<sub>TERM</sub> must not exceed V<sub>CC</sub> + 0.5V.
- 2896 tbl 02

CAPACITANCE

(T<sub>A</sub> = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter <sup>(1)</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	6	pF
C <sub>I/O</sub>	I/O Capacitance	7	pF

- NOTE:
- This parameter is guaranteed by device characterization, but is not production tested.
- 2896 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	V <sub>CC</sub> +0.5	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

- NOTE:
- V<sub>IL</sub> (min.) = -1.5V for pulse width less than 10ns, once per cycle.
- 2896 tbl 04

7

DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{LC} = 0.2V$ ,  $V_{HC} = V_{CC} - 0.2V$ )

Symbol	Parameter	71B259S10		71B259S12		71B259S15		Unit
		Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I <sub>CC</sub>	Dynamic Operating Current, $CS2 \geq V_{IH}$ and $CS1 \leq V_{IL}$ , Outputs Open, $V_{CC} = \text{Max.}$ , $f = f_{MAX}^{(2)}$	175	—	170	—	165	—	mA
I <sub>SB</sub>	Standby Power Supply Current (TTL Level) $CS1 \geq V_{IH}$ or $CS2 \leq V_{IL}$ , Outputs Open, $V_{CC} = \text{Max.}$ , $f = f_{MAX}^{(2)}$	55	—	50	—	45	—	mA
I <sub>SB1</sub>	Full Standby Power Supply Current (CMOS Level) $CS1 \geq V_{HC}$ or $CS2 \leq V_{LC}$ , Outputs Open, $V_{CC} = \text{Max.}$ , $f = 0^{(2)}$ , $V_{IN} \leq V_{LC}$ or $V_{IN} \geq V_{HC}$	50	—	35	—	35	—	mA

NOTES:

1. All values are maximum guaranteed values.


2.  $f_{MAX} = 1/4t_{RC}$  (all address inputs are cycling at  $f_{MAX}$ ).  $f = 0$  means no address input lines are changing.

2896 tbl 06

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

2896 tbl 07



2896 drw 03


Figure 1. AC Test Load



2896 drw 04

\*Including jig and scope capacitance.

Figure 2. AC Test Load  
(for t<sub>CLZ</sub>, t<sub>OLZ</sub>, t<sub>CHZ</sub>, t<sub>OHZ</sub>, t<sub>OW</sub>, and t<sub>WHZ</sub>)



2896 drw 05

Figure 3. Lumped Capacitive Load, typical Derating

# AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5.0V ± 10%, Commercial Temperature Range)

Symbol	Parameter	71B259S10		71B259S12		71B259S15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
tRC	Read Cycle Time	10	—	12	—	15	—	ns
tAA	Address Access Time	—	10	—	12	—	15	ns
tACS	Chip Select Access Time	—	10	—	12	—	15	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	3	—	3	—	3	—	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	0	5	0	6	0	7	ns
tOE	Output Enable to Output Valid	—	5	—	6	—	7	ns
tOLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	1	—	1	—	1	—	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High-Z	0	5	0	6	0	7	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	—	0	—	0	—	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time	—	10	—	12	—	15	ns
Write Cycle								
tWC	Write Cycle Time	10	—	12	—	15	—	ns
tAW	Address Valid to End of Write	9	—	9	—	10	—	ns
tCW	Chip Select to End of Write	9	—	9	—	10	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWP	Write Pulse Width	9	—	9	—	10	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tDW	Data Valid to End of Write	7	—	8	—	8	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	ns
tOW <sup>(1)</sup>	Output Active from End of Write	3	—	3	—	3	—	ns
tWHZ <sup>(1)</sup>	Write Enable to Output in High-Z	0	5	0	6	0	7	ns


**NOTE:**

1. This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

2896 tbi 08


7

## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



2896 drw 06

## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




2896 drw 07


### NOTES:

1. WE is HIGH for Read Cycle.
2. Device is continuously selected, CS1 is LOW, CS2 is HIGH.
3. Address must be valid prior to or coincident with the later of CS1 transition LOW and CS2 transition HIGH; otherwise tAA is the limiting parameter.
4. OE is LOW.
5. Transition is measured  $\pm 200\text{mV}$  from steady state.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$ CONTROLLED TIMING)<sup>(1, 2, 5, 7)</sup>



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS1}$ AND CS2 CONTROLLED TIMING)<sup>(1, 2, 5)</sup>



## NOTES:

1.  $\overline{WE}$  must be HIGH,  $\overline{CS1}$  must be HIGH, or CS2 must be LOW during all address transitions.
2. A write occurs during the overlap of a LOW  $\overline{CS1}$ , HIGH CS2, and a LOW  $\overline{WE}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS1}$  or  $\overline{WE}$  going HIGH or CS2 going LOW to the end of the write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the  $\overline{CS1}$  LOW transition or the CS2 HIGH transition occurs simultaneously with or after the  $\overline{WE}$  LOW transition, the outputs remain in a high impedance state.  $\overline{CS1}$  and CS2 must both be active during the  $t_{CW}$  period.
6. Transition is measured  $\pm 200\text{mV}$  from steady state.
7.  $\overline{OE}$  is continuously HIGH. During a  $\overline{WE}$  controlled write cycle with  $\overline{OE}$  LOW,  $t_{WP}$  must be greater than or equal to  $t_{WHZ} + t_{OW}$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{OW}$ . If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the minimum write pulse is the specified  $t_{WP}$ .

ORDERING INFORMATION

