



■ PIN ASSIGNMENTS

SSOP-16 pin



(FPT-16P-M05)

BCC-16 pin




(LCC-16P-M03)

■ PIN DESCRIPTIONS

Pin No.		Pin name	I/O	Descriptions
SSOP	BBC			
1	16	GND _{RF}	–	Ground for RF-PLL section.
2	1	OSC _{in}	I	The programmable reference divider input. TCXO should be connected with a coupling capacitor.
3	2	GND _{IF}	–	Ground for the IF-PLL section.
4	3	fin _{IF}	I	Prescaler input pin for the IF-PLL. The connection with VCO should be AC coupling.
5	4	VCC _{IF}	–	Power supply voltage input pin for the IF-PLL section. When power is OFF, latched data of IF-PLL is cancelled.
6	5	LD/fout	O	Lock detect signal output (LD) / phase comparator monitoring output (fout) The output signal is selected by a LDS bit in a serial data. LDS bit = "H" ; outputs fout signal LDS bit = "L" ; outputs LD signal
7	6	PS _{IF}	I	Power saving mode control for the IF-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) PS _{IF} = "H" ; Normal mode PS _{IF} = "L" ; Power saving mode
8	7	DO _{IF}	O	Charge pump output for the IF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
9	8	DO _{RF}	O	Charge pump output for the RF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
10	9	PS _{RF}	I	Power saving mode control for the RF-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) PS _{RF} = "H" ; Normal mode PS _{RF} = "L" ; Power saving mode
11	10	Xfin _{RF}	I	Prescaler complimentary input for the RF-PLL section. This pin should be grounded via a capacitor.
12	11	VCC _{RF}	–	Power supply voltage input pin for the RF-PLL section, the shift register and the oscillator input buffer. When power is OFF, latched data of RF-PLL is cancelled.
13	12	fin _{RF}	I	Prescaler input pin for the RF-PLL. The connection with VCO should be AC coupling.
14	13	LE	I	Load enable signal input (with the schmitt trigger circuit.) When LE is "H", data in the shift register is transferred to the corresponding latch according to the control bit in a serial data.
15	14	Data	I	Serial data input (with the schmitt trigger circuit.) A data is transferred to the corresponding latch (IF-ref counter, IF-Prog. counter, RF-ref. counter, RF-prog. counter) according to the control bit in a serial data.
16	15	Clock	I	Clock input for the 23-bit shift register (with the schmitt trigger circuit.) One bit data is shifted into the shift register on a rising edge of the clock.

MB15F03

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Remark
Power supply voltage	V_{CC}	-0.5 to +4.0	V	
Input voltage	V_i	-0.5 to $V_{CC} + 0.5$	V	
Output voltage	V_o	-0.5 to $V_{CC} + 0.5$	V	
Storage temperature	T_{STG}	-55 to +125	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit	Note
		Min	Typ	Max		
Power supply voltage	V_{CC}	2.7	3.0	3.6	V	$V_{CCIF} = V_{CCRF}$
Input voltage	V_i	GND	-	V_{CC}	V	
Operating temperature	T_a	-40	-	+85	°C	

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

MB15F03

■ ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Condition	Value			Unit		
			Min.	Typ.	Max.			
Power supply current*1	I _{CCIF}	f _{inIF} = 500MHz, f _{osc} = 12MHz	–	3.0	–	mA		
	I _{CCRF}	f _{inRF} = 2000MHz, f _{osc} = 12MHz	–	6.0	–			
Power saving current	I _{PSIF}	V _{CCIF} current at PS _{IF} = "L"	–	–	10	μA		
	I _{PSRF}	V _{CCRF} current at PS _{IF/RF} = "L"	–	–	10			
Operating frequency	f _{inIF}	f _{inIF}	IF-PLL	50	–	500	MHz	
	f _{inRF}	f _{inRF}	RF-PLL	100	–	2000		
	OSCin	f _{osc}	min. 500mVp-p	3	–	40		
Input sensitivity	f _{inIF}	V _{f_{inIF}}	IF-PLL, 50Ω termination	–10	–	+2	dBm	
	f _{inRF}	V _{f_{inRF}}	RF-PLL, 50Ω termination	–10	–	+2	dBm	
	OSCin	V _{osc}		500	–	V _{cc}	mVp-p	
Input voltage	Data, Clock, LE	V _{IH}	Schmitt trigger input	V _{cc} x0.7+0.4	–		V	
		V _{IL}	Schmitt trigger input	–	–	V _{cc} x0.3–0.4		
	PS _{IF} , PS _{RF}	V _{IH}		V _{cc} x0.7	–		V	
		V _{IL}		–	–	V _{cc} x0.3		
Input current	Data, Clock, LE, PS _{IF} , PS _{RF}	I _{IH}		–1.0	–	+1.0	μA	
		I _{IL}		–1.0	–	+1.0		
	OSCin	I _{IH}		0	–	+100	μA	
		I _{IL}		–100	–	0		
Output voltage	LD/fout	V _{OH}		V _{cc} –0.4	–		V	
		V _{OL}		–	–	0.4		
	DO _{IF} , DO _{RF}	V _{DOH}		V _{cc} –0.4	–		V	
		V _{DOL}		–	–	0.4		
High impedance cutoff current	DO _{IF} , DO _{RF}	I _{OFF}		–	–	1.1	μA	
Output current	LD/fout	I _{OH}	V _{cc} = 3.0V	–	–	–1.0	mA	
		I _{OL}	V _{cc} = 3.0V	1.0	–	–		
	DO _{IF} , DO _{RF}	I _{DOH}	V _{cc} = 3.0V, V _{DOH} = 2.0V		–	–6.0 ^{*2}	–	mA
		I _{DOL}	V _{cc} = 3.0V, V _{DOL} = 1.0V		–	–10.0 ^{*2}	–	

*1: Conditions ; V_{CCIF/RF} = 3V, T_a = 25°C, in locking state.

*2: Conditions ; T_a = 25°C

MB15F03




Table2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
5	0	0	0	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	0	0	0	1	1	0
·	·	·	·	·	·	·	·	·	·	·	·	·	·	·
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 5 is prohibited.

Table.3 Test Purpose Bit Setting

T 1	T 2	LD/fout pin state
L	L	Outputs fr _{IF} .
H	L	Outputs fr _{RF} .
L	H	Outputs fp _{IF} .
H	H	Outputs fp _{RF} .

Table.4 Binary 11-bit Programmable Counter Data Setting

Divide ratio (N)	N 11	N 10	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
5	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	1	1	0
.
2047	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 5 is prohibited.

Table.5 Binary 7-bit Swallow Counter Data Setting

Divide ratio (A)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
.
127	1	1	1	1	1	1	1

Note: • Divide ratio (A) range = 0 to 127

Table. 6 Prescaler Data Setting

		SW = "H"	SW = "L"
Prescaler divide ratio	IF-PLL	16/17	32/33
	RF-PLL	64/65	128/129

Table. 7 Phase Comparator Phase Switching Data Setting

	FC = H	FC = L
$f_r > f_p$	H	L
$f_r = f_p$	Z	Z
$f_r < f_p$	L	H
VCO polarity	(1)	(2)

- Note:
- Z = High-impedance
 - Depending upon the VCO and LPF polarity, FC bit should be set.





Table. 8 LD/fout Output Select Data Setting

LDS	LD/fout output signal
H	fout ($f_{rIF/RF}$, $f_{pIF/RF}$) signals
L	LD signal

Serial Data Input Timing




On rising edge of the clock, one bit of the data is transferred into the shift

Parameter	Min	Typ	Max	Unit
t_1	20	–	–	ns
t_2	20	–	–	ns
t_3	30	–	–	ns
t_4	20	–	–	ns

Parameter	Min	Typ	Max	Unit
t_5	30	–	–	ns
t_6	100	–	–	ns
t_7	100	–	–	ns

■ PHASE DETECTOR OUTPUT WAVEFORM



LD Output Logic Table

IF-PLL section	RF-PLL section	LD output
Locking state / Power saving state	Locking state / Power saving state	H
Locking state / Power saving state	Unlocking state	L
Unlocking state	Locking state / Power saving state	L
Unlocking state	Unlocking state	L

Note: • Phase error detection range = -2π to $+2\pi$

- Pulses on $DoIF/RF$ signals are output to prevent dead zone.
- LD output becomes low when phase error is t_{wU} or more.
- LD output becomes high when phase error is t_{wL} or less and continues to be so for three cycles or more.
- t_{wU} and t_{wL} depend on OSC_{in} input frequency as follows.
 $t_{wU} \geq 8/f_{osc}$: i.e. $t_{wU} \geq 625ns$ when $f_{osc} = 12.8$ MHz
 $t_{wL} \leq 16/f_{osc}$: i.e. $t_{wL} \leq 1250ns$ when $f_{osc} = 12.8$ MHz

■ POWER SAVING MODE (INTERMITTENT MODE CONTROL CIRCUIT)

Setting a PS_{IF(RF)} pin to Low, IF-PLL (RF-PLL) enters into power saving mode resultant current consumption can be limited to 10μA (typ.). Setting PS pin to High, power saving mode is released so that the device works normally. In addition, the intermittent operation control circuit is included which helps smooth start up from stand by mode. In general, the power consumption can be saved by the intermittent operation that powering down or waking up the synthesizer. Such case, if the PLL is powered up uncontrolled, the resulting phase comparator output signal is unpredictable due to an undefined phase relation between reference frequency (fr) and comparison frequency (fp) and may in the worst case take longer time for lock up of the loop.

To prevent this, the intermittent operation control circuit enforces a limited error signal output of the phase detector during power up. Thus keeping the loop locked.

PS pin must be set "L" at Power-ON.


Allow 1 μs after frequency stabilization on power-up for exiting the power saving mode (PS: L to H)
Serial data can be entered during the power saving mode.

During the power saving mode, the corresponding section except for indispensable circuit for the power saving function stops working, then current consumption is reduced to 10μA per one PLL section.

At that time, the Do and LD become the same state as when a loop is locking. That is, the Do becomes high impedance.


A VCO control voltage is naturally kept at the locking voltage which defined by a LPF's time constant. As a result of this, VCO's frequency is kept at the locking frequency.

PS _{IF}	PS _{RF}	IF-PLL counters	RF-PLL counters	OSC input buffer
L	L	OFF	OFF	OFF
H	L	ON	OFF	ON
L	H	OFF	ON	ON
H	H	ON	ON	ON




■ TYPICAL CHARACTERISTICS


Input sensitivity of FIN (IF) vs. Input Frequency



Input sensitivity of FIN (RF) vs. Input Frequency



Input sensitivity of OSC vs. Input Frequency





(Continued)

(Continued)

Do output Current




Conditions: $T_a = +25^\circ\text{C}$
 $V_{CC} = 2.7, 3.0, 3.6\text{ V}$



(Continued)


(Continued)

Input Impedance




REFERENCE INFORMATION



Typical plots measured with the test circuit are shown below. Each plot shows lock up time, phase noise and reference leakage.




PLL Lock Up Time = 460 μs
 (1797.6 MHz \rightarrow 1872.4 MHz, within $\pm 1 \text{ kHz}$)




PLL Phase Noise
 @ within loop band = 70.1 dBc/Hz



PLL Reference Leakage
 @ 200 kHz offset = 59 dBc




■ TEST CIRCUIT (Prescaler Input/programmable Reference Divider Input Sensitivity Test)



MB15F03

APPLICATION EXAMPLE



■ ORDERING INFORMATION


Part number	Package	Remarks
MB15F03 PFV	16 pin, Plastic SSOP (FPT-16P-M05)	
MB15F03 PV	16 pin, Plastic BCC (LCC-16P-M03)	

MB15F03

■ PACKAGE DIMENSIONS

16 pins, Plastic SSOP
(FPT-16P-M05)

* : These dimensions do not include resin protrusion.








© 1994 FUJITSU LIMITED F16013S-2C-4

Dimensions in mm (inches).

(Continued)

16-pin, Plastic BCC
(LCC-16P-M03)



Dimensions in mm (inches).

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchsschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281 0770
Fax: (65) 281 0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.